1 /* SPDX-License-Identifier: (GPL-2.0-only OR B 1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ 2 /* 2 /* 3 * Qualcomm SC8180x interconnect IDs 3 * Qualcomm SC8180x interconnect IDs 4 * 4 * 5 * Copyright (c) 2021, The Linux Foundation. A 5 * Copyright (c) 2021, The Linux Foundation. All rights reserved. 6 */ 6 */ 7 7 8 #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SC8180 8 #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SC8180X_H 9 #define __DT_BINDINGS_INTERCONNECT_QCOM_SC8180 9 #define __DT_BINDINGS_INTERCONNECT_QCOM_SC8180X_H 10 10 11 #define MASTER_A1NOC_CFG 11 #define MASTER_A1NOC_CFG 0 12 #define MASTER_UFS_CARD 12 #define MASTER_UFS_CARD 1 13 #define MASTER_UFS_GEN4 13 #define MASTER_UFS_GEN4 2 14 #define MASTER_UFS_MEM 14 #define MASTER_UFS_MEM 3 15 #define MASTER_USB3 15 #define MASTER_USB3 4 16 #define MASTER_USB3_1 16 #define MASTER_USB3_1 5 17 #define MASTER_USB3_2 17 #define MASTER_USB3_2 6 18 #define A1NOC_SNOC_SLV 18 #define A1NOC_SNOC_SLV 7 19 #define SLAVE_SERVICE_A1NOC 19 #define SLAVE_SERVICE_A1NOC 8 20 20 21 #define MASTER_A2NOC_CFG 21 #define MASTER_A2NOC_CFG 0 22 #define MASTER_QDSS_BAM 22 #define MASTER_QDSS_BAM 1 23 #define MASTER_QSPI_0 23 #define MASTER_QSPI_0 2 24 #define MASTER_QSPI_1 24 #define MASTER_QSPI_1 3 25 #define MASTER_QUP_0 25 #define MASTER_QUP_0 4 26 #define MASTER_QUP_1 26 #define MASTER_QUP_1 5 27 #define MASTER_QUP_2 27 #define MASTER_QUP_2 6 28 #define MASTER_SENSORS_AHB 28 #define MASTER_SENSORS_AHB 7 29 #define MASTER_CRYPTO_CORE_0 29 #define MASTER_CRYPTO_CORE_0 8 30 #define MASTER_IPA 30 #define MASTER_IPA 9 31 #define MASTER_EMAC 31 #define MASTER_EMAC 10 32 #define MASTER_PCIE 32 #define MASTER_PCIE 11 33 #define MASTER_PCIE_1 33 #define MASTER_PCIE_1 12 34 #define MASTER_PCIE_2 34 #define MASTER_PCIE_2 13 35 #define MASTER_PCIE_3 35 #define MASTER_PCIE_3 14 36 #define MASTER_QDSS_ETR 36 #define MASTER_QDSS_ETR 15 37 #define MASTER_SDCC_2 37 #define MASTER_SDCC_2 16 38 #define MASTER_SDCC_4 38 #define MASTER_SDCC_4 17 39 #define A2NOC_SNOC_SLV 39 #define A2NOC_SNOC_SLV 18 40 #define SLAVE_ANOC_PCIE_GEM_NOC 40 #define SLAVE_ANOC_PCIE_GEM_NOC 19 41 #define SLAVE_SERVICE_A2NOC 41 #define SLAVE_SERVICE_A2NOC 20 42 42 43 #define MASTER_CAMNOC_HF0_UNCOMP 43 #define MASTER_CAMNOC_HF0_UNCOMP 0 44 #define MASTER_CAMNOC_HF1_UNCOMP 44 #define MASTER_CAMNOC_HF1_UNCOMP 1 45 #define MASTER_CAMNOC_SF_UNCOMP 45 #define MASTER_CAMNOC_SF_UNCOMP 2 46 #define SLAVE_CAMNOC_UNCOMP 46 #define SLAVE_CAMNOC_UNCOMP 3 47 47 48 #define MASTER_NPU 48 #define MASTER_NPU 0 49 #define SLAVE_CDSP_MEM_NOC 49 #define SLAVE_CDSP_MEM_NOC 1 50 50 51 #define SNOC_CNOC_MAS 51 #define SNOC_CNOC_MAS 0 52 #define SLAVE_A1NOC_CFG 52 #define SLAVE_A1NOC_CFG 1 53 #define SLAVE_A2NOC_CFG 53 #define SLAVE_A2NOC_CFG 2 54 #define SLAVE_AHB2PHY_CENTER 54 #define SLAVE_AHB2PHY_CENTER 3 55 #define SLAVE_AHB2PHY_EAST 55 #define SLAVE_AHB2PHY_EAST 4 56 #define SLAVE_AHB2PHY_WEST 56 #define SLAVE_AHB2PHY_WEST 5 57 #define SLAVE_AHB2PHY_SOUTH 57 #define SLAVE_AHB2PHY_SOUTH 6 58 #define SLAVE_AOP 58 #define SLAVE_AOP 7 59 #define SLAVE_AOSS 59 #define SLAVE_AOSS 8 60 #define SLAVE_CAMERA_CFG 60 #define SLAVE_CAMERA_CFG 9 61 #define SLAVE_CLK_CTL 61 #define SLAVE_CLK_CTL 10 62 #define SLAVE_CDSP_CFG 62 #define SLAVE_CDSP_CFG 11 63 #define SLAVE_RBCPR_CX_CFG 63 #define SLAVE_RBCPR_CX_CFG 12 64 #define SLAVE_RBCPR_MMCX_CFG 64 #define SLAVE_RBCPR_MMCX_CFG 13 65 #define SLAVE_RBCPR_MX_CFG 65 #define SLAVE_RBCPR_MX_CFG 14 66 #define SLAVE_CRYPTO_0_CFG 66 #define SLAVE_CRYPTO_0_CFG 15 67 #define SLAVE_CNOC_DDRSS 67 #define SLAVE_CNOC_DDRSS 16 68 #define SLAVE_DISPLAY_CFG 68 #define SLAVE_DISPLAY_CFG 17 69 #define SLAVE_EMAC_CFG 69 #define SLAVE_EMAC_CFG 18 70 #define SLAVE_GLM 70 #define SLAVE_GLM 19 71 #define SLAVE_GRAPHICS_3D_CFG 71 #define SLAVE_GRAPHICS_3D_CFG 20 72 #define SLAVE_IMEM_CFG 72 #define SLAVE_IMEM_CFG 21 73 #define SLAVE_IPA_CFG 73 #define SLAVE_IPA_CFG 22 74 #define SLAVE_CNOC_MNOC_CFG 74 #define SLAVE_CNOC_MNOC_CFG 23 75 #define SLAVE_NPU_CFG 75 #define SLAVE_NPU_CFG 24 76 #define SLAVE_PCIE_0_CFG 76 #define SLAVE_PCIE_0_CFG 25 77 #define SLAVE_PCIE_1_CFG 77 #define SLAVE_PCIE_1_CFG 26 78 #define SLAVE_PCIE_2_CFG 78 #define SLAVE_PCIE_2_CFG 27 79 #define SLAVE_PCIE_3_CFG 79 #define SLAVE_PCIE_3_CFG 28 80 #define SLAVE_PDM 80 #define SLAVE_PDM 29 81 #define SLAVE_PIMEM_CFG 81 #define SLAVE_PIMEM_CFG 30 82 #define SLAVE_PRNG 82 #define SLAVE_PRNG 31 83 #define SLAVE_QDSS_CFG 83 #define SLAVE_QDSS_CFG 32 84 #define SLAVE_QSPI_0 84 #define SLAVE_QSPI_0 33 85 #define SLAVE_QSPI_1 85 #define SLAVE_QSPI_1 34 86 #define SLAVE_QUP_1 86 #define SLAVE_QUP_1 35 87 #define SLAVE_QUP_2 87 #define SLAVE_QUP_2 36 88 #define SLAVE_QUP_0 88 #define SLAVE_QUP_0 37 89 #define SLAVE_SDCC_2 89 #define SLAVE_SDCC_2 38 90 #define SLAVE_SDCC_4 90 #define SLAVE_SDCC_4 39 91 #define SLAVE_SECURITY 91 #define SLAVE_SECURITY 40 92 #define SLAVE_SNOC_CFG 92 #define SLAVE_SNOC_CFG 41 93 #define SLAVE_SPSS_CFG 93 #define SLAVE_SPSS_CFG 42 94 #define SLAVE_TCSR 94 #define SLAVE_TCSR 43 95 #define SLAVE_TLMM_EAST 95 #define SLAVE_TLMM_EAST 44 96 #define SLAVE_TLMM_SOUTH 96 #define SLAVE_TLMM_SOUTH 45 97 #define SLAVE_TLMM_WEST 97 #define SLAVE_TLMM_WEST 46 98 #define SLAVE_TSIF 98 #define SLAVE_TSIF 47 99 #define SLAVE_UFS_CARD_CFG 99 #define SLAVE_UFS_CARD_CFG 48 100 #define SLAVE_UFS_MEM_0_CFG 100 #define SLAVE_UFS_MEM_0_CFG 49 101 #define SLAVE_UFS_MEM_1_CFG 101 #define SLAVE_UFS_MEM_1_CFG 50 102 #define SLAVE_USB3 102 #define SLAVE_USB3 51 103 #define SLAVE_USB3_1 103 #define SLAVE_USB3_1 52 104 #define SLAVE_USB3_2 104 #define SLAVE_USB3_2 53 105 #define SLAVE_VENUS_CFG 105 #define SLAVE_VENUS_CFG 54 106 #define SLAVE_VSENSE_CTRL_CFG 106 #define SLAVE_VSENSE_CTRL_CFG 55 107 #define SLAVE_SERVICE_CNOC 107 #define SLAVE_SERVICE_CNOC 56 108 108 109 #define MASTER_CNOC_DC_NOC 109 #define MASTER_CNOC_DC_NOC 0 110 #define SLAVE_GEM_NOC_CFG 110 #define SLAVE_GEM_NOC_CFG 1 111 #define SLAVE_LLCC_CFG 111 #define SLAVE_LLCC_CFG 2 112 112 113 #define MASTER_AMPSS_M0 113 #define MASTER_AMPSS_M0 0 114 #define MASTER_GPU_TCU 114 #define MASTER_GPU_TCU 1 115 #define MASTER_SYS_TCU 115 #define MASTER_SYS_TCU 2 116 #define MASTER_GEM_NOC_CFG 116 #define MASTER_GEM_NOC_CFG 3 117 #define MASTER_COMPUTE_NOC 117 #define MASTER_COMPUTE_NOC 4 118 #define MASTER_GRAPHICS_3D 118 #define MASTER_GRAPHICS_3D 5 119 #define MASTER_MNOC_HF_MEM_NOC 119 #define MASTER_MNOC_HF_MEM_NOC 6 120 #define MASTER_MNOC_SF_MEM_NOC 120 #define MASTER_MNOC_SF_MEM_NOC 7 121 #define MASTER_GEM_NOC_PCIE_SNOC 121 #define MASTER_GEM_NOC_PCIE_SNOC 8 122 #define MASTER_SNOC_GC_MEM_NOC 122 #define MASTER_SNOC_GC_MEM_NOC 9 123 #define MASTER_SNOC_SF_MEM_NOC 123 #define MASTER_SNOC_SF_MEM_NOC 10 124 #define MASTER_ECC 124 #define MASTER_ECC 11 125 #define SLAVE_MSS_PROC_MS_MPU_CFG 125 #define SLAVE_MSS_PROC_MS_MPU_CFG 12 126 #define SLAVE_ECC 126 #define SLAVE_ECC 13 127 #define SLAVE_GEM_NOC_SNOC 127 #define SLAVE_GEM_NOC_SNOC 14 128 #define SLAVE_LLCC 128 #define SLAVE_LLCC 15 129 #define SLAVE_SERVICE_GEM_NOC 129 #define SLAVE_SERVICE_GEM_NOC 16 130 #define SLAVE_SERVICE_GEM_NOC_1 130 #define SLAVE_SERVICE_GEM_NOC_1 17 131 131 132 #define MASTER_LLCC 132 #define MASTER_LLCC 0 133 #define SLAVE_EBI_CH0 133 #define SLAVE_EBI_CH0 1 134 134 135 #define MASTER_CNOC_MNOC_CFG 135 #define MASTER_CNOC_MNOC_CFG 0 136 #define MASTER_CAMNOC_HF0 136 #define MASTER_CAMNOC_HF0 1 137 #define MASTER_CAMNOC_HF1 137 #define MASTER_CAMNOC_HF1 2 138 #define MASTER_CAMNOC_SF 138 #define MASTER_CAMNOC_SF 3 139 #define MASTER_MDP_PORT0 139 #define MASTER_MDP_PORT0 4 140 #define MASTER_MDP_PORT1 140 #define MASTER_MDP_PORT1 5 141 #define MASTER_ROTATOR 141 #define MASTER_ROTATOR 6 142 #define MASTER_VIDEO_P0 142 #define MASTER_VIDEO_P0 7 143 #define MASTER_VIDEO_P1 143 #define MASTER_VIDEO_P1 8 144 #define MASTER_VIDEO_PROC 144 #define MASTER_VIDEO_PROC 9 145 #define SLAVE_MNOC_SF_MEM_NOC 145 #define SLAVE_MNOC_SF_MEM_NOC 10 146 #define SLAVE_MNOC_HF_MEM_NOC 146 #define SLAVE_MNOC_HF_MEM_NOC 11 147 #define SLAVE_SERVICE_MNOC 147 #define SLAVE_SERVICE_MNOC 12 148 148 149 #define MASTER_SNOC_CFG 149 #define MASTER_SNOC_CFG 0 150 #define A1NOC_SNOC_MAS 150 #define A1NOC_SNOC_MAS 1 151 #define A2NOC_SNOC_MAS 151 #define A2NOC_SNOC_MAS 2 152 #define MASTER_GEM_NOC_SNOC 152 #define MASTER_GEM_NOC_SNOC 3 153 #define MASTER_PIMEM 153 #define MASTER_PIMEM 4 154 #define MASTER_GIC 154 #define MASTER_GIC 5 155 #define SLAVE_APPSS 155 #define SLAVE_APPSS 6 156 #define SNOC_CNOC_SLV 156 #define SNOC_CNOC_SLV 7 157 #define SLAVE_SNOC_GEM_NOC_GC 157 #define SLAVE_SNOC_GEM_NOC_GC 8 158 #define SLAVE_SNOC_GEM_NOC_SF 158 #define SLAVE_SNOC_GEM_NOC_SF 9 159 #define SLAVE_OCIMEM 159 #define SLAVE_OCIMEM 10 160 #define SLAVE_PIMEM 160 #define SLAVE_PIMEM 11 161 #define SLAVE_SERVICE_SNOC 161 #define SLAVE_SERVICE_SNOC 12 162 #define SLAVE_PCIE_0 162 #define SLAVE_PCIE_0 13 163 #define SLAVE_PCIE_1 163 #define SLAVE_PCIE_1 14 164 #define SLAVE_PCIE_2 164 #define SLAVE_PCIE_2 15 165 #define SLAVE_PCIE_3 165 #define SLAVE_PCIE_3 16 166 #define SLAVE_QDSS_STM 166 #define SLAVE_QDSS_STM 17 167 #define SLAVE_TCU 167 #define SLAVE_TCU 18 168 168 169 #define MASTER_MNOC_HF_MEM_NOC_DISPLAY 169 #define MASTER_MNOC_HF_MEM_NOC_DISPLAY 0 170 #define MASTER_MNOC_SF_MEM_NOC_DISPLAY 170 #define MASTER_MNOC_SF_MEM_NOC_DISPLAY 1 171 #define SLAVE_LLCC_DISPLAY 171 #define SLAVE_LLCC_DISPLAY 2 172 172 173 #define MASTER_LLCC_DISPLAY 173 #define MASTER_LLCC_DISPLAY 0 174 #define SLAVE_EBI_CH0_DISPLAY 174 #define SLAVE_EBI_CH0_DISPLAY 1 175 175 176 #define MASTER_MDP_PORT0_DISPLAY 176 #define MASTER_MDP_PORT0_DISPLAY 0 177 #define MASTER_MDP_PORT1_DISPLAY 177 #define MASTER_MDP_PORT1_DISPLAY 1 178 #define MASTER_ROTATOR_DISPLAY 178 #define MASTER_ROTATOR_DISPLAY 2 179 #define SLAVE_MNOC_SF_MEM_NOC_DISPLAY 179 #define SLAVE_MNOC_SF_MEM_NOC_DISPLAY 3 180 #define SLAVE_MNOC_HF_MEM_NOC_DISPLAY 180 #define SLAVE_MNOC_HF_MEM_NOC_DISPLAY 4 181 181 182 #define MASTER_QUP_CORE_0 182 #define MASTER_QUP_CORE_0 0 183 #define MASTER_QUP_CORE_1 183 #define MASTER_QUP_CORE_1 1 184 #define MASTER_QUP_CORE_2 184 #define MASTER_QUP_CORE_2 2 185 #define SLAVE_QUP_CORE_0 185 #define SLAVE_QUP_CORE_0 3 186 #define SLAVE_QUP_CORE_1 186 #define SLAVE_QUP_CORE_1 4 187 #define SLAVE_QUP_CORE_2 187 #define SLAVE_QUP_CORE_2 5 188 188 189 #endif 189 #endif 190 190
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.