~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/dt-bindings/pinctrl/rzn1-pinctrl.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/dt-bindings/pinctrl/rzn1-pinctrl.h (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/dt-bindings/pinctrl/rzn1-pinctrl.h (Version linux-4.10.17)


  1 /* SPDX-License-Identifier: GPL-2.0 */              1 
  2 /*                                                
  3  * Defines macros and constants for Renesas RZ    
  4  * muxing functions.                              
  5  */                                               
  6 #ifndef __DT_BINDINGS_RZN1_PINCTRL_H              
  7 #define __DT_BINDINGS_RZN1_PINCTRL_H              
  8                                                   
  9 #define RZN1_PINMUX(_gpio, _func) \               
 10         (((_func) << 8) | (_gpio))                
 11                                                   
 12 /*                                                
 13  * Given the different levels of muxing on the    
 14  * 'linearize' them into one numerical space.     
 15  * muxes are all represented by one single val    
 16  *                                                
 17  * You can derive the hardware value pretty ea    
 18  * 0...9   are Level 1                            
 19  * 10...71 are Level 2. The Level 2 mux will b    
 20  *         value - RZN1_FUNC_L2_OFFSET, and th    
 21  *         set accordingly.                       
 22  * 72...103 are for the 2 MDIO muxes.             
 23  */                                               
 24 #define RZN1_FUNC_HIGHZ                           
 25 #define RZN1_FUNC_0L                              
 26 #define RZN1_FUNC_CLK_ETH_MII_RGMII_RMII          
 27 #define RZN1_FUNC_CLK_ETH_NAND                    
 28 #define RZN1_FUNC_QSPI                            
 29 #define RZN1_FUNC_SDIO                            
 30 #define RZN1_FUNC_LCD                             
 31 #define RZN1_FUNC_LCD_E                           
 32 #define RZN1_FUNC_MSEBIM                          
 33 #define RZN1_FUNC_MSEBIS                          
 34 #define RZN1_FUNC_L2_OFFSET                       
 35                                                   
 36 #define RZN1_FUNC_HIGHZ1                          
 37 #define RZN1_FUNC_ETHERCAT                        
 38 #define RZN1_FUNC_SERCOS3                         
 39 #define RZN1_FUNC_SDIO_E                          
 40 #define RZN1_FUNC_ETH_MDIO                        
 41 #define RZN1_FUNC_ETH_MDIO_E1                     
 42 #define RZN1_FUNC_USB                             
 43 #define RZN1_FUNC_MSEBIM_E                        
 44 #define RZN1_FUNC_MSEBIS_E                        
 45 #define RZN1_FUNC_RSV                             
 46 #define RZN1_FUNC_RSV_E                           
 47 #define RZN1_FUNC_RSV_E1                          
 48 #define RZN1_FUNC_UART0_I                         
 49 #define RZN1_FUNC_UART0_I_E                       
 50 #define RZN1_FUNC_UART1_I                         
 51 #define RZN1_FUNC_UART1_I_E                       
 52 #define RZN1_FUNC_UART2_I                         
 53 #define RZN1_FUNC_UART2_I_E                       
 54 #define RZN1_FUNC_UART0                           
 55 #define RZN1_FUNC_UART0_E                         
 56 #define RZN1_FUNC_UART1                           
 57 #define RZN1_FUNC_UART1_E                         
 58 #define RZN1_FUNC_UART2                           
 59 #define RZN1_FUNC_UART2_E                         
 60 #define RZN1_FUNC_UART3                           
 61 #define RZN1_FUNC_UART3_E                         
 62 #define RZN1_FUNC_UART4                           
 63 #define RZN1_FUNC_UART4_E                         
 64 #define RZN1_FUNC_UART5                           
 65 #define RZN1_FUNC_UART5_E                         
 66 #define RZN1_FUNC_UART6                           
 67 #define RZN1_FUNC_UART6_E                         
 68 #define RZN1_FUNC_UART7                           
 69 #define RZN1_FUNC_UART7_E                         
 70 #define RZN1_FUNC_SPI0_M                          
 71 #define RZN1_FUNC_SPI0_M_E                        
 72 #define RZN1_FUNC_SPI1_M                          
 73 #define RZN1_FUNC_SPI1_M_E                        
 74 #define RZN1_FUNC_SPI2_M                          
 75 #define RZN1_FUNC_SPI2_M_E                        
 76 #define RZN1_FUNC_SPI3_M                          
 77 #define RZN1_FUNC_SPI3_M_E                        
 78 #define RZN1_FUNC_SPI4_S                          
 79 #define RZN1_FUNC_SPI4_S_E                        
 80 #define RZN1_FUNC_SPI5_S                          
 81 #define RZN1_FUNC_SPI5_S_E                        
 82 #define RZN1_FUNC_SGPIO0_M                        
 83 #define RZN1_FUNC_SGPIO1_M                        
 84 #define RZN1_FUNC_GPIO                            
 85 #define RZN1_FUNC_CAN                             
 86 #define RZN1_FUNC_I2C                             
 87 #define RZN1_FUNC_SAFE                            
 88 #define RZN1_FUNC_PTO_PWM                         
 89 #define RZN1_FUNC_PTO_PWM1                        
 90 #define RZN1_FUNC_PTO_PWM2                        
 91 #define RZN1_FUNC_PTO_PWM3                        
 92 #define RZN1_FUNC_PTO_PWM4                        
 93 #define RZN1_FUNC_DELTA_SIGMA                     
 94 #define RZN1_FUNC_SGPIO2_M                        
 95 #define RZN1_FUNC_SGPIO3_M                        
 96 #define RZN1_FUNC_SGPIO4_S                        
 97 #define RZN1_FUNC_MAC_MTIP_SWITCH                 
 98                                                   
 99 #define RZN1_FUNC_MDIO_OFFSET                     
100                                                   
101 /* These are MDIO0 peripherals for the RZN1_FU    
102 #define RZN1_FUNC_MDIO0_HIGHZ                     
103 #define RZN1_FUNC_MDIO0_GMAC0                     
104 #define RZN1_FUNC_MDIO0_GMAC1                     
105 #define RZN1_FUNC_MDIO0_ECAT                      
106 #define RZN1_FUNC_MDIO0_S3_MDIO0                  
107 #define RZN1_FUNC_MDIO0_S3_MDIO1                  
108 #define RZN1_FUNC_MDIO0_HWRTOS                    
109 #define RZN1_FUNC_MDIO0_SWITCH                    
110 /* These are MDIO0 peripherals for the RZN1_FU    
111 #define RZN1_FUNC_MDIO0_E1_HIGHZ                  
112 #define RZN1_FUNC_MDIO0_E1_GMAC0                  
113 #define RZN1_FUNC_MDIO0_E1_GMAC1                  
114 #define RZN1_FUNC_MDIO0_E1_ECAT                   
115 #define RZN1_FUNC_MDIO0_E1_S3_MDIO0               
116 #define RZN1_FUNC_MDIO0_E1_S3_MDIO1               
117 #define RZN1_FUNC_MDIO0_E1_HWRTOS                 
118 #define RZN1_FUNC_MDIO0_E1_SWITCH                 
119                                                   
120 /* These are MDIO1 peripherals for the RZN1_FU    
121 #define RZN1_FUNC_MDIO1_HIGHZ                     
122 #define RZN1_FUNC_MDIO1_GMAC0                     
123 #define RZN1_FUNC_MDIO1_GMAC1                     
124 #define RZN1_FUNC_MDIO1_ECAT                      
125 #define RZN1_FUNC_MDIO1_S3_MDIO0                  
126 #define RZN1_FUNC_MDIO1_S3_MDIO1                  
127 #define RZN1_FUNC_MDIO1_HWRTOS                    
128 #define RZN1_FUNC_MDIO1_SWITCH                    
129 /* These are MDIO1 peripherals for the RZN1_FU    
130 #define RZN1_FUNC_MDIO1_E1_HIGHZ                  
131 #define RZN1_FUNC_MDIO1_E1_GMAC0                  
132 #define RZN1_FUNC_MDIO1_E1_GMAC1                  
133 #define RZN1_FUNC_MDIO1_E1_ECAT                   
134 #define RZN1_FUNC_MDIO1_E1_S3_MDIO0               
135 #define RZN1_FUNC_MDIO1_E1_S3_MDIO1               
136 #define RZN1_FUNC_MDIO1_E1_HWRTOS                 
137 #define RZN1_FUNC_MDIO1_E1_SWITCH                 
138                                                   
139 #define RZN1_FUNC_MAX                             
140                                                   
141 #endif /* __DT_BINDINGS_RZN1_PINCTRL_H */         
142                                                   

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php