1 // SPDX-License-Identifier: GPL-2.0 1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/; 2 /dts-v1/;
3 3
4 #include <dt-bindings/clock/boston-clock.h> 4 #include <dt-bindings/clock/boston-clock.h>
5 #include <dt-bindings/gpio/gpio.h> 5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/interrupt-controller/irq 6 #include <dt-bindings/interrupt-controller/irq.h>
7 #include <dt-bindings/interrupt-controller/mip 7 #include <dt-bindings/interrupt-controller/mips-gic.h>
8 8
9 / { 9 / {
10 #address-cells = <1>; 10 #address-cells = <1>;
11 #size-cells = <1>; 11 #size-cells = <1>;
12 compatible = "img,boston"; 12 compatible = "img,boston";
13 13
14 chosen { 14 chosen {
15 stdout-path = "uart0:115200"; 15 stdout-path = "uart0:115200";
16 }; 16 };
17 17
18 aliases { 18 aliases {
19 uart0 = &uart0; 19 uart0 = &uart0;
20 }; 20 };
21 21
22 cpus { 22 cpus {
23 #address-cells = <1>; 23 #address-cells = <1>;
24 #size-cells = <0>; 24 #size-cells = <0>;
25 25
26 cpu@0 { 26 cpu@0 {
27 device_type = "cpu"; 27 device_type = "cpu";
28 compatible = "img,mips 28 compatible = "img,mips";
29 reg = <0>; 29 reg = <0>;
30 clocks = <&clk_boston 30 clocks = <&clk_boston BOSTON_CLK_CPU>;
31 }; 31 };
32 }; 32 };
33 33
34 memory@0 { 34 memory@0 {
35 device_type = "memory"; 35 device_type = "memory";
36 reg = <0x00000000 0x10000000>; 36 reg = <0x00000000 0x10000000>;
37 }; 37 };
38 38
39 pci0: pci@10000000 { 39 pci0: pci@10000000 {
40 compatible = "xlnx,axi-pcie-ho 40 compatible = "xlnx,axi-pcie-host-1.00.a";
41 device_type = "pci"; 41 device_type = "pci";
42 reg = <0x10000000 0x2000000>; 42 reg = <0x10000000 0x2000000>;
43 43
44 #address-cells = <3>; 44 #address-cells = <3>;
45 #size-cells = <2>; 45 #size-cells = <2>;
46 #interrupt-cells = <1>; 46 #interrupt-cells = <1>;
47 47
48 interrupt-parent = <&gic>; 48 interrupt-parent = <&gic>;
49 interrupts = <GIC_SHARED 2 IRQ 49 interrupts = <GIC_SHARED 2 IRQ_TYPE_LEVEL_HIGH>;
50 50
51 ranges = <0x02000000 0 0x40000 51 ranges = <0x02000000 0 0x40000000
52 0x40000000 0 0x40000 52 0x40000000 0 0x40000000>;
53 53
54 bus-range = <0x00 0xff>; 54 bus-range = <0x00 0xff>;
55 55
56 interrupt-map-mask = <0 0 0 7> 56 interrupt-map-mask = <0 0 0 7>;
57 interrupt-map = <0 0 0 1 &pci0 57 interrupt-map = <0 0 0 1 &pci0_intc 1>,
58 <0 0 0 2 &pci0 58 <0 0 0 2 &pci0_intc 2>,
59 <0 0 0 3 &pci0 59 <0 0 0 3 &pci0_intc 3>,
60 <0 0 0 4 &pci0 60 <0 0 0 4 &pci0_intc 4>;
61 61
62 pci0_intc: interrupt-controlle 62 pci0_intc: interrupt-controller {
63 interrupt-controller; 63 interrupt-controller;
64 #address-cells = <0>; 64 #address-cells = <0>;
65 #interrupt-cells = <1> 65 #interrupt-cells = <1>;
66 }; 66 };
67 }; 67 };
68 68
69 pci1: pci@12000000 { 69 pci1: pci@12000000 {
70 compatible = "xlnx,axi-pcie-ho 70 compatible = "xlnx,axi-pcie-host-1.00.a";
71 device_type = "pci"; 71 device_type = "pci";
72 reg = <0x12000000 0x2000000>; 72 reg = <0x12000000 0x2000000>;
73 73
74 #address-cells = <3>; 74 #address-cells = <3>;
75 #size-cells = <2>; 75 #size-cells = <2>;
76 #interrupt-cells = <1>; 76 #interrupt-cells = <1>;
77 77
78 interrupt-parent = <&gic>; 78 interrupt-parent = <&gic>;
79 interrupts = <GIC_SHARED 1 IRQ 79 interrupts = <GIC_SHARED 1 IRQ_TYPE_LEVEL_HIGH>;
80 80
81 ranges = <0x02000000 0 0x20000 81 ranges = <0x02000000 0 0x20000000
82 0x20000000 0 0x20000 82 0x20000000 0 0x20000000>;
83 83
84 bus-range = <0x00 0xff>; 84 bus-range = <0x00 0xff>;
85 85
86 interrupt-map-mask = <0 0 0 7> 86 interrupt-map-mask = <0 0 0 7>;
87 interrupt-map = <0 0 0 1 &pci1 87 interrupt-map = <0 0 0 1 &pci1_intc 1>,
88 <0 0 0 2 &pci1 88 <0 0 0 2 &pci1_intc 2>,
89 <0 0 0 3 &pci1 89 <0 0 0 3 &pci1_intc 3>,
90 <0 0 0 4 &pci1 90 <0 0 0 4 &pci1_intc 4>;
91 91
92 pci1_intc: interrupt-controlle 92 pci1_intc: interrupt-controller {
93 interrupt-controller; 93 interrupt-controller;
94 #address-cells = <0>; 94 #address-cells = <0>;
95 #interrupt-cells = <1> 95 #interrupt-cells = <1>;
96 }; 96 };
97 }; 97 };
98 98
99 pci2: pci@14000000 { 99 pci2: pci@14000000 {
100 compatible = "xlnx,axi-pcie-ho 100 compatible = "xlnx,axi-pcie-host-1.00.a";
101 device_type = "pci"; 101 device_type = "pci";
102 reg = <0x14000000 0x2000000>; 102 reg = <0x14000000 0x2000000>;
103 103
104 #address-cells = <3>; 104 #address-cells = <3>;
105 #size-cells = <2>; 105 #size-cells = <2>;
106 #interrupt-cells = <1>; 106 #interrupt-cells = <1>;
107 107
108 interrupt-parent = <&gic>; 108 interrupt-parent = <&gic>;
109 interrupts = <GIC_SHARED 0 IRQ 109 interrupts = <GIC_SHARED 0 IRQ_TYPE_LEVEL_HIGH>;
110 110
111 ranges = <0x02000000 0 0x16000 111 ranges = <0x02000000 0 0x16000000
112 0x16000000 0 0x10000 112 0x16000000 0 0x100000>;
113 113
114 bus-range = <0x00 0xff>; 114 bus-range = <0x00 0xff>;
115 115
116 interrupt-map-mask = <0 0 0 7> 116 interrupt-map-mask = <0 0 0 7>;
117 interrupt-map = <0 0 0 1 &pci2 117 interrupt-map = <0 0 0 1 &pci2_intc 1>,
118 <0 0 0 2 &pci2 118 <0 0 0 2 &pci2_intc 2>,
119 <0 0 0 3 &pci2 119 <0 0 0 3 &pci2_intc 3>,
120 <0 0 0 4 &pci2 120 <0 0 0 4 &pci2_intc 4>;
121 121
122 pci2_intc: interrupt-controlle 122 pci2_intc: interrupt-controller {
123 interrupt-controller; 123 interrupt-controller;
124 #address-cells = <0>; 124 #address-cells = <0>;
125 #interrupt-cells = <1> 125 #interrupt-cells = <1>;
126 }; 126 };
127 127
128 pci2_root@0,0 { 128 pci2_root@0,0 {
129 compatible = "pci10ee, 129 compatible = "pci10ee,7021";
130 reg = <0x00000000 0 0 130 reg = <0x00000000 0 0 0 0>;
131 131
132 #address-cells = <3>; 132 #address-cells = <3>;
133 #size-cells = <2>; 133 #size-cells = <2>;
134 #interrupt-cells = <1> 134 #interrupt-cells = <1>;
135 135
136 eg20t_bridge@1,0,0 { 136 eg20t_bridge@1,0,0 {
137 compatible = " 137 compatible = "pci8086,8800";
138 reg = <0x00010 138 reg = <0x00010000 0 0 0 0>;
139 139
140 #address-cells 140 #address-cells = <3>;
141 #size-cells = 141 #size-cells = <2>;
142 #interrupt-cel 142 #interrupt-cells = <1>;
143 143
144 eg20t_phub@2,0 144 eg20t_phub@2,0,0 {
145 compat 145 compatible = "pci8086,8801";
146 reg = 146 reg = <0x00020000 0 0 0 0>;
147 intel, 147 intel,eg20t-prefetch = <0>;
148 }; 148 };
149 149
150 eg20t_mac@2,0, 150 eg20t_mac@2,0,1 {
151 compat 151 compatible = "pci8086,8802";
152 reg = 152 reg = <0x00020100 0 0 0 0>;
153 phy-re 153 phy-reset-gpios = <&eg20t_gpio 6
154 154 GPIO_ACTIVE_LOW>;
155 }; 155 };
156 156
157 eg20t_gpio: eg 157 eg20t_gpio: eg20t_gpio@2,0,2 {
158 compat 158 compatible = "pci8086,8803";
159 reg = 159 reg = <0x00020200 0 0 0 0>;
160 160
161 gpio-c 161 gpio-controller;
162 #gpio- 162 #gpio-cells = <2>;
163 }; 163 };
164 164
165 eg20t_i2c@2,12 165 eg20t_i2c@2,12,2 {
166 compat 166 compatible = "pci8086,8817";
167 reg = 167 reg = <0x00026200 0 0 0 0>;
168 168
169 #addre 169 #address-cells = <1>;
170 #size- 170 #size-cells = <0>;
171 171
172 rtc@68 172 rtc@68 {
173 173 compatible = "st,m41t81s";
174 174 reg = <0x68>;
175 }; 175 };
176 }; 176 };
177 }; 177 };
178 }; 178 };
179 }; 179 };
180 180
181 gic: interrupt-controller@16120000 { 181 gic: interrupt-controller@16120000 {
182 compatible = "mti,gic"; 182 compatible = "mti,gic";
183 reg = <0x16120000 0x20000>; 183 reg = <0x16120000 0x20000>;
184 184
185 interrupt-controller; 185 interrupt-controller;
186 #interrupt-cells = <3>; 186 #interrupt-cells = <3>;
187 187
188 timer { 188 timer {
189 compatible = "mti,gic- 189 compatible = "mti,gic-timer";
190 interrupts = <GIC_LOCA 190 interrupts = <GIC_LOCAL 1 IRQ_TYPE_NONE>;
191 clocks = <&clk_boston 191 clocks = <&clk_boston BOSTON_CLK_CPU>;
192 }; 192 };
193 }; 193 };
194 194
195 cdmm@16140000 { 195 cdmm@16140000 {
196 compatible = "mti,mips-cdmm"; 196 compatible = "mti,mips-cdmm";
197 reg = <0x16140000 0x8000>; 197 reg = <0x16140000 0x8000>;
198 }; 198 };
199 199
200 cpc@16200000 { 200 cpc@16200000 {
201 compatible = "mti,mips-cpc"; 201 compatible = "mti,mips-cpc";
202 reg = <0x16200000 0x8000>; 202 reg = <0x16200000 0x8000>;
203 }; 203 };
204 204
205 plat_regs: system-controller@17ffd000 205 plat_regs: system-controller@17ffd000 {
206 compatible = "img,boston-platf 206 compatible = "img,boston-platform-regs", "syscon";
207 reg = <0x17ffd000 0x1000>; 207 reg = <0x17ffd000 0x1000>;
208 208
209 clk_boston: clock { 209 clk_boston: clock {
210 compatible = "img,bost 210 compatible = "img,boston-clock";
211 #clock-cells = <1>; 211 #clock-cells = <1>;
212 }; 212 };
213 }; 213 };
214 214
215 reboot: syscon-reboot { 215 reboot: syscon-reboot {
216 compatible = "syscon-reboot"; 216 compatible = "syscon-reboot";
217 regmap = <&plat_regs>; 217 regmap = <&plat_regs>;
218 offset = <0x10>; 218 offset = <0x10>;
219 mask = <0x10>; 219 mask = <0x10>;
220 }; 220 };
221 221
222 uart0: uart@17ffe000 { 222 uart0: uart@17ffe000 {
223 compatible = "ns16550a"; 223 compatible = "ns16550a";
224 reg = <0x17ffe000 0x1000>; 224 reg = <0x17ffe000 0x1000>;
225 reg-shift = <2>; 225 reg-shift = <2>;
226 226
227 interrupt-parent = <&gic>; 227 interrupt-parent = <&gic>;
228 interrupts = <GIC_SHARED 3 IRQ 228 interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>;
229 229
230 clocks = <&clk_boston BOSTON_C 230 clocks = <&clk_boston BOSTON_CLK_SYS>;
231 }; 231 };
232 232
233 lcd: lcd@17fff000 { 233 lcd: lcd@17fff000 {
234 compatible = "img,boston-lcd"; 234 compatible = "img,boston-lcd";
235 reg = <0x17fff000 0x8>; 235 reg = <0x17fff000 0x8>;
236 }; 236 };
237 }; 237 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.