1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2017 Microsemi Corporation */ 2 /* Copyright (c) 2017 Microsemi Corporation */
3 3
4 / { 4 / {
5 #address-cells = <1>; 5 #address-cells = <1>;
6 #size-cells = <1>; 6 #size-cells = <1>;
7 compatible = "mscc,ocelot"; 7 compatible = "mscc,ocelot";
8 8
9 cpus { 9 cpus {
10 #address-cells = <1>; 10 #address-cells = <1>;
11 #size-cells = <0>; 11 #size-cells = <0>;
12 12
13 cpu@0 { 13 cpu@0 {
14 compatible = "mips,mip 14 compatible = "mips,mips24KEc";
15 device_type = "cpu"; 15 device_type = "cpu";
16 clocks = <&cpu_clk>; 16 clocks = <&cpu_clk>;
17 reg = <0>; 17 reg = <0>;
18 }; 18 };
19 }; 19 };
20 20
21 aliases { 21 aliases {
22 serial0 = &uart0; 22 serial0 = &uart0;
23 }; 23 };
24 24
25 cpuintc: interrupt-controller { 25 cpuintc: interrupt-controller {
26 #address-cells = <0>; 26 #address-cells = <0>;
27 #interrupt-cells = <1>; 27 #interrupt-cells = <1>;
28 interrupt-controller; 28 interrupt-controller;
29 compatible = "mti,cpu-interrup 29 compatible = "mti,cpu-interrupt-controller";
30 }; 30 };
31 31
32 cpu_clk: cpu-clock { 32 cpu_clk: cpu-clock {
33 compatible = "fixed-clock"; 33 compatible = "fixed-clock";
34 #clock-cells = <0>; 34 #clock-cells = <0>;
35 clock-frequency = <500000000>; 35 clock-frequency = <500000000>;
36 }; 36 };
37 37
38 ahb_clk: ahb-clk { 38 ahb_clk: ahb-clk {
39 compatible = "fixed-factor-clo 39 compatible = "fixed-factor-clock";
40 #clock-cells = <0>; 40 #clock-cells = <0>;
41 clocks = <&cpu_clk>; 41 clocks = <&cpu_clk>;
42 clock-div = <2>; 42 clock-div = <2>;
43 clock-mult = <1>; 43 clock-mult = <1>;
44 }; 44 };
45 45
46 ahb@70000000 { 46 ahb@70000000 {
47 compatible = "simple-bus"; 47 compatible = "simple-bus";
48 #address-cells = <1>; 48 #address-cells = <1>;
49 #size-cells = <1>; 49 #size-cells = <1>;
50 ranges = <0 0x70000000 0x20000 50 ranges = <0 0x70000000 0x2000000>;
51 51
52 interrupt-parent = <&intc>; 52 interrupt-parent = <&intc>;
53 53
54 cpu_ctrl: syscon@0 { 54 cpu_ctrl: syscon@0 {
55 compatible = "mscc,oce 55 compatible = "mscc,ocelot-cpu-syscon", "syscon";
56 reg = <0x0 0x2c>; 56 reg = <0x0 0x2c>;
57 }; 57 };
58 58
59 intc: interrupt-controller@70 59 intc: interrupt-controller@70 {
60 compatible = "mscc,oce 60 compatible = "mscc,ocelot-icpu-intr";
61 reg = <0x70 0x70>; 61 reg = <0x70 0x70>;
62 #interrupt-cells = <1> 62 #interrupt-cells = <1>;
63 interrupt-controller; 63 interrupt-controller;
64 interrupt-parent = <&c 64 interrupt-parent = <&cpuintc>;
65 interrupts = <2>; 65 interrupts = <2>;
66 }; 66 };
67 67
68 uart0: serial@100000 { 68 uart0: serial@100000 {
69 pinctrl-0 = <&uart_pin 69 pinctrl-0 = <&uart_pins>;
70 pinctrl-names = "defau 70 pinctrl-names = "default";
71 compatible = "ns16550a 71 compatible = "ns16550a";
72 reg = <0x100000 0x20>; 72 reg = <0x100000 0x20>;
73 interrupts = <6>; 73 interrupts = <6>;
74 clocks = <&ahb_clk>; 74 clocks = <&ahb_clk>;
75 reg-io-width = <4>; 75 reg-io-width = <4>;
76 reg-shift = <2>; 76 reg-shift = <2>;
77 77
78 status = "disabled"; 78 status = "disabled";
79 }; 79 };
80 80
81 i2c: i2c@100400 { 81 i2c: i2c@100400 {
82 compatible = "mscc,oce 82 compatible = "mscc,ocelot-i2c", "snps,designware-i2c";
83 pinctrl-0 = <&i2c_pins 83 pinctrl-0 = <&i2c_pins>;
84 pinctrl-names = "defau 84 pinctrl-names = "default";
85 reg = <0x100400 0x100> 85 reg = <0x100400 0x100>, <0x198 0x8>;
86 #address-cells = <1>; 86 #address-cells = <1>;
87 #size-cells = <0>; 87 #size-cells = <0>;
88 interrupts = <8>; 88 interrupts = <8>;
89 clocks = <&ahb_clk>; 89 clocks = <&ahb_clk>;
90 90
91 status = "disabled"; 91 status = "disabled";
92 }; 92 };
93 93
94 uart2: serial@100800 { 94 uart2: serial@100800 {
95 pinctrl-0 = <&uart2_pi 95 pinctrl-0 = <&uart2_pins>;
96 pinctrl-names = "defau 96 pinctrl-names = "default";
97 compatible = "ns16550a 97 compatible = "ns16550a";
98 reg = <0x100800 0x20>; 98 reg = <0x100800 0x20>;
99 interrupts = <7>; 99 interrupts = <7>;
100 clocks = <&ahb_clk>; 100 clocks = <&ahb_clk>;
101 reg-io-width = <4>; 101 reg-io-width = <4>;
102 reg-shift = <2>; 102 reg-shift = <2>;
103 103
104 status = "disabled"; 104 status = "disabled";
105 }; 105 };
106 106
107 spi: spi@101000 { 107 spi: spi@101000 {
108 compatible = "mscc,oce 108 compatible = "mscc,ocelot-spi", "snps,dw-apb-ssi";
109 #address-cells = <1>; 109 #address-cells = <1>;
110 #size-cells = <0>; 110 #size-cells = <0>;
111 reg = <0x101000 0x100> 111 reg = <0x101000 0x100>, <0x3c 0x18>;
112 interrupts = <9>; 112 interrupts = <9>;
113 clocks = <&ahb_clk>; 113 clocks = <&ahb_clk>;
114 114
115 status = "disabled"; 115 status = "disabled";
116 }; 116 };
117 117
118 switch@1010000 { 118 switch@1010000 {
119 compatible = "mscc,vsc 119 compatible = "mscc,vsc7514-switch";
120 reg = <0x1010000 0x100 120 reg = <0x1010000 0x10000>,
121 <0x1030000 0x100 121 <0x1030000 0x10000>,
122 <0x1080000 0x100 122 <0x1080000 0x100>,
123 <0x10e0000 0x100 123 <0x10e0000 0x10000>,
124 <0x11e0000 0x100 124 <0x11e0000 0x100>,
125 <0x11f0000 0x100 125 <0x11f0000 0x100>,
126 <0x1200000 0x100 126 <0x1200000 0x100>,
127 <0x1210000 0x100 127 <0x1210000 0x100>,
128 <0x1220000 0x100 128 <0x1220000 0x100>,
129 <0x1230000 0x100 129 <0x1230000 0x100>,
130 <0x1240000 0x100 130 <0x1240000 0x100>,
131 <0x1250000 0x100 131 <0x1250000 0x100>,
132 <0x1260000 0x100 132 <0x1260000 0x100>,
133 <0x1270000 0x100 133 <0x1270000 0x100>,
134 <0x1280000 0x100 134 <0x1280000 0x100>,
135 <0x1800000 0x800 135 <0x1800000 0x80000>,
136 <0x1880000 0x100 136 <0x1880000 0x10000>,
137 <0x1040000 0x100 137 <0x1040000 0x10000>,
138 <0x1050000 0x100 138 <0x1050000 0x10000>,
139 <0x1060000 0x100 139 <0x1060000 0x10000>,
140 <0x1a0 0x1c4>; 140 <0x1a0 0x1c4>;
141 reg-names = "sys", "re 141 reg-names = "sys", "rew", "qs", "ptp", "port0", "port1",
142 "port2", " 142 "port2", "port3", "port4", "port5", "port6",
143 "port7", " 143 "port7", "port8", "port9", "port10", "qsys",
144 "ana", "s0 144 "ana", "s0", "s1", "s2", "fdma";
145 interrupts = <18 21 22 145 interrupts = <18 21 22 16>;
146 interrupt-names = "ptp 146 interrupt-names = "ptp_rdy", "xtr", "inj", "fdma";
147 147
148 ethernet-ports { 148 ethernet-ports {
149 #address-cells 149 #address-cells = <1>;
150 #size-cells = 150 #size-cells = <0>;
151 151
152 port0: port@0 152 port0: port@0 {
153 reg = 153 reg = <0>;
154 status 154 status = "disabled";
155 }; 155 };
156 port1: port@1 156 port1: port@1 {
157 reg = 157 reg = <1>;
158 status 158 status = "disabled";
159 }; 159 };
160 port2: port@2 160 port2: port@2 {
161 reg = 161 reg = <2>;
162 status 162 status = "disabled";
163 }; 163 };
164 port3: port@3 164 port3: port@3 {
165 reg = 165 reg = <3>;
166 status 166 status = "disabled";
167 }; 167 };
168 port4: port@4 168 port4: port@4 {
169 reg = 169 reg = <4>;
170 status 170 status = "disabled";
171 }; 171 };
172 port5: port@5 172 port5: port@5 {
173 reg = 173 reg = <5>;
174 status 174 status = "disabled";
175 }; 175 };
176 port6: port@6 176 port6: port@6 {
177 reg = 177 reg = <6>;
178 status 178 status = "disabled";
179 }; 179 };
180 port7: port@7 180 port7: port@7 {
181 reg = 181 reg = <7>;
182 status 182 status = "disabled";
183 }; 183 };
184 port8: port@8 184 port8: port@8 {
185 reg = 185 reg = <8>;
186 status 186 status = "disabled";
187 }; 187 };
188 port9: port@9 188 port9: port@9 {
189 reg = 189 reg = <9>;
190 status 190 status = "disabled";
191 }; 191 };
192 port10: port@1 192 port10: port@10 {
193 reg = 193 reg = <10>;
194 status 194 status = "disabled";
195 }; 195 };
196 }; 196 };
197 }; 197 };
198 198
199 reset@1070008 { 199 reset@1070008 {
200 compatible = "mscc,oce 200 compatible = "mscc,ocelot-chip-reset";
201 reg = <0x1070008 0x4>; 201 reg = <0x1070008 0x4>;
202 }; 202 };
203 203
204 gpio: pinctrl@1070034 { 204 gpio: pinctrl@1070034 {
205 compatible = "mscc,oce 205 compatible = "mscc,ocelot-pinctrl";
206 reg = <0x1070034 0x68> 206 reg = <0x1070034 0x68>;
207 gpio-controller; 207 gpio-controller;
208 #gpio-cells = <2>; 208 #gpio-cells = <2>;
209 gpio-ranges = <&gpio 0 209 gpio-ranges = <&gpio 0 0 22>;
210 interrupt-controller; 210 interrupt-controller;
211 interrupts = <13>; 211 interrupts = <13>;
212 #interrupt-cells = <2> 212 #interrupt-cells = <2>;
213 213
214 i2c_pins: i2c-pins { 214 i2c_pins: i2c-pins {
215 pins = "GPIO_1 215 pins = "GPIO_16", "GPIO_17";
216 function = "tw 216 function = "twi";
217 }; 217 };
218 218
219 uart_pins: uart-pins { 219 uart_pins: uart-pins {
220 pins = "GPIO_6 220 pins = "GPIO_6", "GPIO_7";
221 function = "ua 221 function = "uart";
222 }; 222 };
223 223
224 uart2_pins: uart2-pins 224 uart2_pins: uart2-pins {
225 pins = "GPIO_1 225 pins = "GPIO_12", "GPIO_13";
226 function = "ua 226 function = "uart2";
227 }; 227 };
228 228
229 miim1_pins: miim1-pins 229 miim1_pins: miim1-pins {
230 pins = "GPIO_1 230 pins = "GPIO_14", "GPIO_15";
231 function = "mi 231 function = "miim";
232 }; 232 };
233 233
234 }; 234 };
235 235
236 mdio0: mdio@107009c { 236 mdio0: mdio@107009c {
237 #address-cells = <1>; 237 #address-cells = <1>;
238 #size-cells = <0>; 238 #size-cells = <0>;
239 compatible = "mscc,oce 239 compatible = "mscc,ocelot-miim";
240 reg = <0x107009c 0x24> 240 reg = <0x107009c 0x24>, <0x10700f0 0x8>;
241 interrupts = <14>; 241 interrupts = <14>;
242 status = "disabled"; 242 status = "disabled";
243 243
244 phy0: ethernet-phy@0 { 244 phy0: ethernet-phy@0 {
245 reg = <0>; 245 reg = <0>;
246 }; 246 };
247 phy1: ethernet-phy@1 { 247 phy1: ethernet-phy@1 {
248 reg = <1>; 248 reg = <1>;
249 }; 249 };
250 phy2: ethernet-phy@2 { 250 phy2: ethernet-phy@2 {
251 reg = <2>; 251 reg = <2>;
252 }; 252 };
253 phy3: ethernet-phy@3 { 253 phy3: ethernet-phy@3 {
254 reg = <3>; 254 reg = <3>;
255 }; 255 };
256 }; 256 };
257 257
258 mdio1: mdio@10700c0 { 258 mdio1: mdio@10700c0 {
259 #address-cells = <1>; 259 #address-cells = <1>;
260 #size-cells = <0>; 260 #size-cells = <0>;
261 compatible = "mscc,oce 261 compatible = "mscc,ocelot-miim";
262 reg = <0x10700c0 0x24> 262 reg = <0x10700c0 0x24>;
263 interrupts = <15>; 263 interrupts = <15>;
264 pinctrl-names = "defau 264 pinctrl-names = "default";
265 pinctrl-0 = <&miim1_pi 265 pinctrl-0 = <&miim1_pins>;
266 status = "disabled"; 266 status = "disabled";
267 }; 267 };
268 268
269 hsio: syscon@10d0000 { 269 hsio: syscon@10d0000 {
270 compatible = "mscc,oce 270 compatible = "mscc,ocelot-hsio", "syscon", "simple-mfd";
271 reg = <0x10d0000 0x100 271 reg = <0x10d0000 0x10000>;
272 272
273 serdes: serdes { 273 serdes: serdes {
274 compatible = " 274 compatible = "mscc,vsc7514-serdes";
275 #phy-cells = < 275 #phy-cells = <2>;
276 }; 276 };
277 }; 277 };
278 }; 278 };
279 }; 279 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.