~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/powerpc/fsl/p2020ds.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

Differences between /scripts/dtc/include-prefixes/powerpc/fsl/p2020ds.dts (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/powerpc/fsl/p2020ds.dts (Version linux-5.10.229)


  1 // SPDX-License-Identifier: GPL-2.0-or-later        1 // SPDX-License-Identifier: GPL-2.0-or-later
  2 /*                                                  2 /*
  3  * P2020 DS Device Tree Source                      3  * P2020 DS Device Tree Source
  4  *                                                  4  *
  5  * Copyright 2009-2011 Freescale Semiconductor      5  * Copyright 2009-2011 Freescale Semiconductor Inc.
  6  */                                                 6  */
  7                                                     7 
  8 /include/ "p2020si-pre.dtsi"                        8 /include/ "p2020si-pre.dtsi"
  9                                                     9 
 10 / {                                                10 / {
 11         model = "fsl,P2020DS";                     11         model = "fsl,P2020DS";
 12         compatible = "fsl,P2020DS";                12         compatible = "fsl,P2020DS";
 13                                                    13 
 14         memory {                                   14         memory {
 15                 device_type = "memory";            15                 device_type = "memory";
 16         };                                         16         };
 17                                                    17 
 18         board_lbc: lbc: localbus@ffe05000 {        18         board_lbc: lbc: localbus@ffe05000 {
 19                 ranges = <0x0 0x0 0x0 0xe80000     19                 ranges = <0x0 0x0 0x0 0xe8000000 0x08000000
 20                           0x1 0x0 0x0 0xe00000     20                           0x1 0x0 0x0 0xe0000000 0x08000000
 21                           0x2 0x0 0x0 0xffa000     21                           0x2 0x0 0x0 0xffa00000 0x00040000
 22                           0x3 0x0 0x0 0xffdf00     22                           0x3 0x0 0x0 0xffdf0000 0x00008000
 23                           0x4 0x0 0x0 0xffa400     23                           0x4 0x0 0x0 0xffa40000 0x00040000
 24                           0x5 0x0 0x0 0xffa800     24                           0x5 0x0 0x0 0xffa80000 0x00040000
 25                           0x6 0x0 0x0 0xffac00     25                           0x6 0x0 0x0 0xffac0000 0x00040000>;
 26                 reg = <0 0xffe05000 0 0x1000>;     26                 reg = <0 0xffe05000 0 0x1000>;
 27         };                                         27         };
 28                                                    28 
 29         board_soc: soc: soc@ffe00000 {             29         board_soc: soc: soc@ffe00000 {
 30                 ranges = <0x0 0x0 0xffe00000 0     30                 ranges = <0x0 0x0 0xffe00000 0x100000>;
 31         };                                         31         };
 32                                                    32 
 33         pci2: pcie@ffe08000 {                      33         pci2: pcie@ffe08000 {
 34                 ranges = <0x2000000 0x0 0x8000     34                 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
 35                           0x1000000 0x0 0x0000     35                           0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
 36                 reg = <0 0xffe08000 0 0x1000>;     36                 reg = <0 0xffe08000 0 0x1000>;
 37                 pcie@0 {                           37                 pcie@0 {
 38                         ranges = <0x2000000 0x     38                         ranges = <0x2000000 0x0 0x80000000
 39                                   0x2000000 0x     39                                   0x2000000 0x0 0x80000000
 40                                   0x0 0x200000     40                                   0x0 0x20000000
 41                                                    41 
 42                                   0x1000000 0x     42                                   0x1000000 0x0 0x0
 43                                   0x1000000 0x     43                                   0x1000000 0x0 0x0
 44                                   0x0 0x10000>     44                                   0x0 0x10000>;
 45                 };                                 45                 };
 46         };                                         46         };
 47                                                    47 
 48         board_pci1: pci1: pcie@ffe09000 {          48         board_pci1: pci1: pcie@ffe09000 {
 49                 ranges = <0x2000000 0x0 0xa000     49                 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
 50                           0x1000000 0x0 0x0000     50                           0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
 51                 reg = <0 0xffe09000 0 0x1000>;     51                 reg = <0 0xffe09000 0 0x1000>;
 52                 pcie@0 {                           52                 pcie@0 {
 53                         ranges = <0x2000000 0x     53                         ranges = <0x2000000 0x0 0xa0000000
 54                                   0x2000000 0x     54                                   0x2000000 0x0 0xa0000000
 55                                   0x0 0x200000     55                                   0x0 0x20000000
 56                                                    56 
 57                                   0x1000000 0x     57                                   0x1000000 0x0 0x0
 58                                   0x1000000 0x     58                                   0x1000000 0x0 0x0
 59                                   0x0 0x10000>     59                                   0x0 0x10000>;
 60                 };                                 60                 };
 61         };                                         61         };
 62                                                    62 
 63         pci0: pcie@ffe0a000 {                      63         pci0: pcie@ffe0a000 {
 64                 ranges = <0x2000000 0x0 0xc000     64                 ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
 65                           0x1000000 0x0 0x0000     65                           0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
 66                 reg = <0 0xffe0a000 0 0x1000>;     66                 reg = <0 0xffe0a000 0 0x1000>;
 67                 pcie@0 {                           67                 pcie@0 {
 68                         ranges = <0x2000000 0x     68                         ranges = <0x2000000 0x0 0xc0000000
 69                                   0x2000000 0x     69                                   0x2000000 0x0 0xc0000000
 70                                   0x0 0x200000     70                                   0x0 0x20000000
 71                                                    71 
 72                                   0x1000000 0x     72                                   0x1000000 0x0 0x0
 73                                   0x1000000 0x     73                                   0x1000000 0x0 0x0
 74                                   0x0 0x10000>     74                                   0x0 0x10000>;
 75                 };                                 75                 };
 76         };                                         76         };
 77 };                                                 77 };
 78                                                    78 
 79 /*                                                 79 /*
 80  * p2020ds.dtsi must be last to ensure board_p     80  * p2020ds.dtsi must be last to ensure board_pci0 overrides pci0 settings
 81  * for interrupt-map & interrupt-map-mask          81  * for interrupt-map & interrupt-map-mask
 82  */                                                82  */
 83                                                    83 
 84 /include/ "p2020si-post.dtsi"                      84 /include/ "p2020si-post.dtsi"
 85 /include/ "p2020ds.dtsi"                           85 /include/ "p2020ds.dtsi"
                                                      

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php