1 // SPDX-License-Identifier: GPL-2.0-or-later <<
2 /* 1 /*
3 * phyCORE-MPC5200B-IO (pcm032) board Device T 2 * phyCORE-MPC5200B-IO (pcm032) board Device Tree Source
4 * 3 *
5 * Copyright (C) 2006-2009 Pengutronix 4 * Copyright (C) 2006-2009 Pengutronix
6 * Sascha Hauer, Juergen Beisert, Wolfram Sang< !! 5 * Sascha Hauer <s.hauer@pengutronix.de>
>> 6 * Juergen Beisert <j.beisert@pengutronix.de>
>> 7 * Wolfram Sang <w.sang@pengutronix.de>
>> 8 *
>> 9 * This program is free software; you can redistribute it and/or modify it
>> 10 * under the terms of the GNU General Public License as published by the
>> 11 * Free Software Foundation; either version 2 of the License, or (at your
>> 12 * option) any later version.
7 */ 13 */
8 14
9 /include/ "mpc5200b.dtsi" 15 /include/ "mpc5200b.dtsi"
10 16
11 &gpt0 { fsl,has-wdt; }; 17 &gpt0 { fsl,has-wdt; };
12 &gpt2 { gpio-controller; }; 18 &gpt2 { gpio-controller; };
13 &gpt3 { gpio-controller; }; 19 &gpt3 { gpio-controller; };
14 &gpt4 { gpio-controller; }; 20 &gpt4 { gpio-controller; };
15 &gpt5 { gpio-controller; }; 21 &gpt5 { gpio-controller; };
16 &gpt6 { gpio-controller; }; 22 &gpt6 { gpio-controller; };
17 &gpt7 { gpio-controller; }; 23 &gpt7 { gpio-controller; };
18 24
19 / { 25 / {
20 model = "phytec,pcm032"; 26 model = "phytec,pcm032";
21 compatible = "phytec,pcm032"; 27 compatible = "phytec,pcm032";
22 28
23 memory@0 { !! 29 memory {
24 reg = <0x00000000 0x08000000>; 30 reg = <0x00000000 0x08000000>; // 128MB
25 }; 31 };
26 32
27 soc5200@f0000000 { 33 soc5200@f0000000 {
28 psc@2000 { /* PSC1 is ac9 34 psc@2000 { /* PSC1 is ac97 */
29 compatible = "fsl,mpc5 35 compatible = "fsl,mpc5200b-psc-ac97","fsl,mpc5200-psc-ac97";
30 cell-index = <0>; 36 cell-index = <0>;
31 }; 37 };
32 38
33 /* PSC2 port is used by CAN1/2 39 /* PSC2 port is used by CAN1/2 */
34 psc@2200 { 40 psc@2200 {
35 status = "disabled"; 41 status = "disabled";
36 }; 42 };
37 43
38 psc@2400 { /* PSC3 in UART mod 44 psc@2400 { /* PSC3 in UART mode */
39 compatible = "fsl,mpc5 45 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
40 }; 46 };
41 47
42 /* PSC4 is ??? */ 48 /* PSC4 is ??? */
43 psc@2600 { 49 psc@2600 {
44 status = "disabled"; 50 status = "disabled";
45 }; 51 };
46 52
47 /* PSC5 is ??? */ 53 /* PSC5 is ??? */
48 psc@2800 { 54 psc@2800 {
49 status = "disabled"; 55 status = "disabled";
50 }; 56 };
51 57
52 psc@2c00 { /* PSC6 in UART mod 58 psc@2c00 { /* PSC6 in UART mode */
53 compatible = "fsl,mpc5 59 compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
54 }; 60 };
55 61
56 ethernet@3000 { 62 ethernet@3000 {
57 phy-handle = <&phy0>; 63 phy-handle = <&phy0>;
58 }; 64 };
59 65
60 mdio@3000 { 66 mdio@3000 {
61 phy0: ethernet-phy@0 { 67 phy0: ethernet-phy@0 {
62 reg = <0>; 68 reg = <0>;
63 }; 69 };
64 }; 70 };
65 71
66 i2c@3d40 { 72 i2c@3d40 {
67 rtc@51 { 73 rtc@51 {
68 compatible = " 74 compatible = "nxp,pcf8563";
69 reg = <0x51>; 75 reg = <0x51>;
70 }; 76 };
71 eeprom@52 { 77 eeprom@52 {
72 compatible = " 78 compatible = "catalyst,24c32", "atmel,24c32";
73 reg = <0x52>; 79 reg = <0x52>;
74 pagesize = <32 80 pagesize = <32>;
75 }; 81 };
76 }; 82 };
77 }; 83 };
78 84
79 pci@f0000d00 { 85 pci@f0000d00 {
80 interrupt-map-mask = <0xf800 0 86 interrupt-map-mask = <0xf800 0 0 7>;
81 interrupt-map = <0xc000 0 0 1 87 interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3 // 1st slot
82 0xc000 0 0 2 88 0xc000 0 0 2 &mpc5200_pic 1 1 3
83 0xc000 0 0 3 89 0xc000 0 0 3 &mpc5200_pic 1 2 3
84 0xc000 0 0 4 90 0xc000 0 0 4 &mpc5200_pic 1 3 3
85 91
86 0xc800 0 0 1 92 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
87 0xc800 0 0 2 93 0xc800 0 0 2 &mpc5200_pic 1 2 3
88 0xc800 0 0 3 94 0xc800 0 0 3 &mpc5200_pic 1 3 3
89 0xc800 0 0 4 95 0xc800 0 0 4 &mpc5200_pic 0 0 3>;
90 ranges = <0x42000000 0 0x80000 !! 96 ranges = <0x42000000 0 0x80000000 0x80000000 0 0x20000000
91 <0x02000000 0 0xa0000 !! 97 0x02000000 0 0xa0000000 0xa0000000 0 0x10000000
92 <0x01000000 0 0x00000 !! 98 0x01000000 0 0x00000000 0xb0000000 0 0x01000000>;
93 }; 99 };
94 100
95 localbus { 101 localbus {
96 ranges = <0 0 0xfe000000 0x020 102 ranges = <0 0 0xfe000000 0x02000000
97 1 0 0xfc000000 0x020 103 1 0 0xfc000000 0x02000000
98 2 0 0xfbe00000 0x002 104 2 0 0xfbe00000 0x00200000
99 3 0 0xf9e00000 0x020 105 3 0 0xf9e00000 0x02000000
100 4 0 0xf7e00000 0x020 106 4 0 0xf7e00000 0x02000000
101 5 0 0xe6000000 0x020 107 5 0 0xe6000000 0x02000000
102 6 0 0xe8000000 0x020 108 6 0 0xe8000000 0x02000000
103 7 0 0xea000000 0x020 109 7 0 0xea000000 0x02000000>;
104 110
105 flash@0,0 { 111 flash@0,0 {
106 compatible = "cfi-flas 112 compatible = "cfi-flash";
107 reg = <0 0 0x02000000> 113 reg = <0 0 0x02000000>;
108 bank-width = <4>; 114 bank-width = <4>;
109 #size-cells = <1>; 115 #size-cells = <1>;
110 #address-cells = <1>; 116 #address-cells = <1>;
111 117
112 partition@0 { 118 partition@0 {
113 label = "uboot 119 label = "ubootl";
114 reg = <0x00000 120 reg = <0x00000000 0x00040000>;
115 }; 121 };
116 partition@40000 { 122 partition@40000 {
117 label = "kerne 123 label = "kernel";
118 reg = <0x00040 124 reg = <0x00040000 0x001c0000>;
119 }; 125 };
120 partition@200000 { 126 partition@200000 {
121 label = "jffs2 127 label = "jffs2";
122 reg = <0x00200 128 reg = <0x00200000 0x01d00000>;
123 }; 129 };
124 partition@1f00000 { 130 partition@1f00000 {
125 label = "uboot 131 label = "uboot";
126 reg = <0x01f00 132 reg = <0x01f00000 0x00040000>;
127 }; 133 };
128 partition@1f40000 { 134 partition@1f40000 {
129 label = "env"; 135 label = "env";
130 reg = <0x01f40 136 reg = <0x01f40000 0x00040000>;
131 }; 137 };
132 partition@1f80000 { 138 partition@1f80000 {
133 label = "oftre 139 label = "oftree";
134 reg = <0x01f80 140 reg = <0x01f80000 0x00040000>;
135 }; 141 };
136 partition@1fc0000 { 142 partition@1fc0000 {
137 label = "space 143 label = "space";
138 reg = <0x01fc0 144 reg = <0x01fc0000 0x00040000>;
139 }; 145 };
140 }; 146 };
141 147
142 sram@2,0 { 148 sram@2,0 {
143 compatible = "mtd-ram" 149 compatible = "mtd-ram";
144 reg = <2 0 0x00200000> 150 reg = <2 0 0x00200000>;
145 bank-width = <2>; 151 bank-width = <2>;
146 }; 152 };
147 153
148 /* 154 /*
149 * example snippets for FPGA 155 * example snippets for FPGA
150 * 156 *
151 * fpga@3,0 { 157 * fpga@3,0 {
152 * compatible = "fpga_dr 158 * compatible = "fpga_driver";
153 * reg = <3 0 0x02000000 159 * reg = <3 0 0x02000000>;
154 * bank-width = <4>; 160 * bank-width = <4>;
155 * }; 161 * };
156 * 162 *
157 * fpga@4,0 { 163 * fpga@4,0 {
158 * compatible = "fpga_dr 164 * compatible = "fpga_driver";
159 * reg = <4 0 0x02000000 165 * reg = <4 0 0x02000000>;
160 * bank-width = <4>; 166 * bank-width = <4>;
161 * }; 167 * };
162 */ 168 */
163 169
164 /* 170 /*
165 * example snippets for free c 171 * example snippets for free chipselects
166 * 172 *
167 * device@5,0 { 173 * device@5,0 {
168 * compatible = "custom_ 174 * compatible = "custom_driver";
169 * reg = <5 0 0x02000000 175 * reg = <5 0 0x02000000>;
170 * }; 176 * };
171 * 177 *
172 * device@6,0 { 178 * device@6,0 {
173 * compatible = "custom_ 179 * compatible = "custom_driver";
174 * reg = <6 0 0x02000000 180 * reg = <6 0 0x02000000>;
175 * }; 181 * };
176 * 182 *
177 * device@7,0 { 183 * device@7,0 {
178 * compatible = "custom_ 184 * compatible = "custom_driver";
179 * reg = <7 0 0x02000000 185 * reg = <7 0 0x02000000>;
180 * }; 186 * };
181 */ 187 */
182 }; 188 };
183 }; 189 };
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.