Linux/scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

Diff markup

1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 2 /* 2 /* 3 * Copyright (C) 2022 Sophgo Technology Inc. A 3 * Copyright (C) 2022 Sophgo Technology Inc. All rights reserved. 4 */ 4 */ 5 5 6 /dts-v1/; 6 /dts-v1/; 7 #include <dt-bindings/clock/sophgo,sg2042-clkg << 8 #include <dt-bindings/clock/sophgo,sg2042-pll. << 9 #include <dt-bindings/clock/sophgo,sg2042-rpga << 10 #include <dt-bindings/interrupt-controller/irq 7 #include <dt-bindings/interrupt-controller/irq.h> 11 #include <dt-bindings/reset/sophgo,sg2042-rese << 12 8 13 #include "sg2042-cpus.dtsi" 9 #include "sg2042-cpus.dtsi" 14 10 15 / { 11 / { 16 compatible = "sophgo,sg2042"; 12 compatible = "sophgo,sg2042"; 17 #address-cells = <2>; 13 #address-cells = <2>; 18 #size-cells = <2>; 14 #size-cells = <2>; 19 dma-noncoherent; 15 dma-noncoherent; 20 16 21 aliases { 17 aliases { 22 serial0 = &uart0; 18 serial0 = &uart0; 23 }; 19 }; 24 20 25 cgi_main: oscillator0 { << 26 compatible = "fixed-clock"; << 27 clock-output-names = "cgi_main << 28 #clock-cells = <0>; << 29 }; << 30 << 31 cgi_dpll0: oscillator1 { << 32 compatible = "fixed-clock"; << 33 clock-output-names = "cgi_dpll << 34 #clock-cells = <0>; << 35 }; << 36 << 37 cgi_dpll1: oscillator2 { << 38 compatible = "fixed-clock"; << 39 clock-output-names = "cgi_dpll << 40 #clock-cells = <0>; << 41 }; << 42 << 43 soc: soc { 21 soc: soc { 44 compatible = "simple-bus"; 22 compatible = "simple-bus"; 45 #address-cells = <2>; 23 #address-cells = <2>; 46 #size-cells = <2>; 24 #size-cells = <2>; 47 interrupt-parent = <&intc>; << 48 ranges; 25 ranges; 49 26 50 i2c0: i2c@7030005000 { << 51 compatible = "snps,des << 52 reg = <0x70 0x30005000 << 53 #address-cells = <1>; << 54 #size-cells = <0>; << 55 clocks = <&clkgen GATE << 56 clock-names = "ref"; << 57 clock-frequency = <100 << 58 interrupts = <101 IRQ_ << 59 resets = <&rstgen RST_ << 60 status = "disabled"; << 61 }; << 62 << 63 i2c1: i2c@7030006000 { << 64 compatible = "snps,des << 65 reg = <0x70 0x30006000 << 66 #address-cells = <1>; << 67 #size-cells = <0>; << 68 clocks = <&clkgen GATE << 69 clock-names = "ref"; << 70 clock-frequency = <100 << 71 interrupts = <102 IRQ_ << 72 resets = <&rstgen RST_ << 73 status = "disabled"; << 74 }; << 75 << 76 i2c2: i2c@7030007000 { << 77 compatible = "snps,des << 78 reg = <0x70 0x30007000 << 79 #address-cells = <1>; << 80 #size-cells = <0>; << 81 clocks = <&clkgen GATE << 82 clock-names = "ref"; << 83 clock-frequency = <100 << 84 interrupts = <103 IRQ_ << 85 resets = <&rstgen RST_ << 86 status = "disabled"; << 87 }; << 88 << 89 i2c3: i2c@7030008000 { << 90 compatible = "snps,des << 91 reg = <0x70 0x30008000 << 92 #address-cells = <1>; << 93 #size-cells = <0>; << 94 clocks = <&clkgen GATE << 95 clock-names = "ref"; << 96 clock-frequency = <100 << 97 interrupts = <104 IRQ_ << 98 resets = <&rstgen RST_ << 99 status = "disabled"; << 100 }; << 101 << 102 gpio0: gpio@7030009000 { << 103 compatible = "snps,dw- << 104 reg = <0x70 0x30009000 << 105 #address-cells = <1>; << 106 #size-cells = <0>; << 107 clocks = <&clkgen GATE << 108 <&clkgen GATE << 109 clock-names = "bus", " << 110 << 111 port0a: gpio-controlle << 112 compatible = " << 113 gpio-controlle << 114 #gpio-cells = << 115 ngpios = <32>; << 116 reg = <0>; << 117 interrupt-cont << 118 #interrupt-cel << 119 interrupt-pare << 120 interrupts = < << 121 }; << 122 }; << 123 << 124 gpio1: gpio@703000a000 { << 125 compatible = "snps,dw- << 126 reg = <0x70 0x3000a000 << 127 #address-cells = <1>; << 128 #size-cells = <0>; << 129 clocks = <&clkgen GATE << 130 <&clkgen GATE << 131 clock-names = "bus", " << 132 << 133 port1a: gpio-controlle << 134 compatible = " << 135 gpio-controlle << 136 #gpio-cells = << 137 ngpios = <32>; << 138 reg = <0>; << 139 interrupt-cont << 140 #interrupt-cel << 141 interrupt-pare << 142 interrupts = < << 143 }; << 144 }; << 145 << 146 gpio2: gpio@703000b000 { << 147 compatible = "snps,dw- << 148 reg = <0x70 0x3000b000 << 149 #address-cells = <1>; << 150 #size-cells = <0>; << 151 clocks = <&clkgen GATE << 152 <&clkgen GATE << 153 clock-names = "bus", " << 154 << 155 port2a: gpio-controlle << 156 compatible = " << 157 gpio-controlle << 158 #gpio-cells = << 159 ngpios = <32>; << 160 reg = <0>; << 161 interrupt-cont << 162 #interrupt-cel << 163 interrupt-pare << 164 interrupts = < << 165 }; << 166 }; << 167 << 168 pllclk: clock-controller@70300 << 169 compatible = "sophgo,s << 170 reg = <0x70 0x300100c0 << 171 clocks = <&cgi_main>, << 172 clock-names = "cgi_mai << 173 #clock-cells = <1>; << 174 }; << 175 << 176 rpgate: clock-controller@70300 << 177 compatible = "sophgo,s << 178 reg = <0x70 0x30010368 << 179 clocks = <&clkgen GATE << 180 clock-names = "rpgate" << 181 #clock-cells = <1>; << 182 }; << 183 << 184 clkgen: clock-controller@70300 << 185 compatible = "sophgo,s << 186 reg = <0x70 0x30012000 << 187 clocks = <&pllclk MPLL << 188 <&pllclk FPLL << 189 <&pllclk DPLL << 190 <&pllclk DPLL << 191 clock-names = "mpll", << 192 "fpll", << 193 "dpll0", << 194 "dpll1"; << 195 #clock-cells = <1>; << 196 }; << 197 << 198 clint_mswi: interrupt-controll 27 clint_mswi: interrupt-controller@7094000000 { 199 compatible = "sophgo,s 28 compatible = "sophgo,sg2042-aclint-mswi", "thead,c900-aclint-mswi"; 200 reg = <0x00000070 0x94 29 reg = <0x00000070 0x94000000 0x00000000 0x00004000>; 201 interrupts-extended = 30 interrupts-extended = <&cpu0_intc 3>, 202 31 <&cpu1_intc 3>, 203 32 <&cpu2_intc 3>, 204 33 <&cpu3_intc 3>, 205 34 <&cpu4_intc 3>, 206 35 <&cpu5_intc 3>, 207 36 <&cpu6_intc 3>, 208 37 <&cpu7_intc 3>, 209 38 <&cpu8_intc 3>, 210 39 <&cpu9_intc 3>, 211 40 <&cpu10_intc 3>, 212 41 <&cpu11_intc 3>, 213 42 <&cpu12_intc 3>, 214 43 <&cpu13_intc 3>, 215 44 <&cpu14_intc 3>, 216 45 <&cpu15_intc 3>, 217 46 <&cpu16_intc 3>, 218 47 <&cpu17_intc 3>, 219 48 <&cpu18_intc 3>, 220 49 <&cpu19_intc 3>, 221 50 <&cpu20_intc 3>, 222 51 <&cpu21_intc 3>, 223 52 <&cpu22_intc 3>, 224 53 <&cpu23_intc 3>, 225 54 <&cpu24_intc 3>, 226 55 <&cpu25_intc 3>, 227 56 <&cpu26_intc 3>, 228 57 <&cpu27_intc 3>, 229 58 <&cpu28_intc 3>, 230 59 <&cpu29_intc 3>, 231 60 <&cpu30_intc 3>, 232 61 <&cpu31_intc 3>, 233 62 <&cpu32_intc 3>, 234 63 <&cpu33_intc 3>, 235 64 <&cpu34_intc 3>, 236 65 <&cpu35_intc 3>, 237 66 <&cpu36_intc 3>, 238 67 <&cpu37_intc 3>, 239 68 <&cpu38_intc 3>, 240 69 <&cpu39_intc 3>, 241 70 <&cpu40_intc 3>, 242 71 <&cpu41_intc 3>, 243 72 <&cpu42_intc 3>, 244 73 <&cpu43_intc 3>, 245 74 <&cpu44_intc 3>, 246 75 <&cpu45_intc 3>, 247 76 <&cpu46_intc 3>, 248 77 <&cpu47_intc 3>, 249 78 <&cpu48_intc 3>, 250 79 <&cpu49_intc 3>, 251 80 <&cpu50_intc 3>, 252 81 <&cpu51_intc 3>, 253 82 <&cpu52_intc 3>, 254 83 <&cpu53_intc 3>, 255 84 <&cpu54_intc 3>, 256 85 <&cpu55_intc 3>, 257 86 <&cpu56_intc 3>, 258 87 <&cpu57_intc 3>, 259 88 <&cpu58_intc 3>, 260 89 <&cpu59_intc 3>, 261 90 <&cpu60_intc 3>, 262 91 <&cpu61_intc 3>, 263 92 <&cpu62_intc 3>, 264 93 <&cpu63_intc 3>; 265 }; 94 }; 266 95 267 clint_mtimer0: timer@70ac00400 96 clint_mtimer0: timer@70ac004000 { 268 compatible = "sophgo,s 97 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 269 reg = <0x00000070 0xac 98 reg = <0x00000070 0xac004000 0x00000000 0x0000c000>; 270 reg-names = "mtimecmp" 99 reg-names = "mtimecmp"; 271 interrupts-extended = 100 interrupts-extended = <&cpu0_intc 7>, 272 101 <&cpu1_intc 7>, 273 102 <&cpu2_intc 7>, 274 103 <&cpu3_intc 7>; 275 }; 104 }; 276 105 277 clint_mtimer1: timer@70ac01400 106 clint_mtimer1: timer@70ac014000 { 278 compatible = "sophgo,s 107 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 279 reg = <0x00000070 0xac 108 reg = <0x00000070 0xac014000 0x00000000 0x0000c000>; 280 reg-names = "mtimecmp" 109 reg-names = "mtimecmp"; 281 interrupts-extended = 110 interrupts-extended = <&cpu4_intc 7>, 282 111 <&cpu5_intc 7>, 283 112 <&cpu6_intc 7>, 284 113 <&cpu7_intc 7>; 285 }; 114 }; 286 115 287 clint_mtimer2: timer@70ac02400 116 clint_mtimer2: timer@70ac024000 { 288 compatible = "sophgo,s 117 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 289 reg = <0x00000070 0xac 118 reg = <0x00000070 0xac024000 0x00000000 0x0000c000>; 290 reg-names = "mtimecmp" 119 reg-names = "mtimecmp"; 291 interrupts-extended = 120 interrupts-extended = <&cpu8_intc 7>, 292 121 <&cpu9_intc 7>, 293 122 <&cpu10_intc 7>, 294 123 <&cpu11_intc 7>; 295 }; 124 }; 296 125 297 clint_mtimer3: timer@70ac03400 126 clint_mtimer3: timer@70ac034000 { 298 compatible = "sophgo,s 127 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 299 reg = <0x00000070 0xac 128 reg = <0x00000070 0xac034000 0x00000000 0x0000c000>; 300 reg-names = "mtimecmp" 129 reg-names = "mtimecmp"; 301 interrupts-extended = 130 interrupts-extended = <&cpu12_intc 7>, 302 131 <&cpu13_intc 7>, 303 132 <&cpu14_intc 7>, 304 133 <&cpu15_intc 7>; 305 }; 134 }; 306 135 307 clint_mtimer4: timer@70ac04400 136 clint_mtimer4: timer@70ac044000 { 308 compatible = "sophgo,s 137 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 309 reg = <0x00000070 0xac 138 reg = <0x00000070 0xac044000 0x00000000 0x0000c000>; 310 reg-names = "mtimecmp" 139 reg-names = "mtimecmp"; 311 interrupts-extended = 140 interrupts-extended = <&cpu16_intc 7>, 312 141 <&cpu17_intc 7>, 313 142 <&cpu18_intc 7>, 314 143 <&cpu19_intc 7>; 315 }; 144 }; 316 145 317 clint_mtimer5: timer@70ac05400 146 clint_mtimer5: timer@70ac054000 { 318 compatible = "sophgo,s 147 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 319 reg = <0x00000070 0xac 148 reg = <0x00000070 0xac054000 0x00000000 0x0000c000>; 320 reg-names = "mtimecmp" 149 reg-names = "mtimecmp"; 321 interrupts-extended = 150 interrupts-extended = <&cpu20_intc 7>, 322 151 <&cpu21_intc 7>, 323 152 <&cpu22_intc 7>, 324 153 <&cpu23_intc 7>; 325 }; 154 }; 326 155 327 clint_mtimer6: timer@70ac06400 156 clint_mtimer6: timer@70ac064000 { 328 compatible = "sophgo,s 157 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 329 reg = <0x00000070 0xac 158 reg = <0x00000070 0xac064000 0x00000000 0x0000c000>; 330 reg-names = "mtimecmp" 159 reg-names = "mtimecmp"; 331 interrupts-extended = 160 interrupts-extended = <&cpu24_intc 7>, 332 161 <&cpu25_intc 7>, 333 162 <&cpu26_intc 7>, 334 163 <&cpu27_intc 7>; 335 }; 164 }; 336 165 337 clint_mtimer7: timer@70ac07400 166 clint_mtimer7: timer@70ac074000 { 338 compatible = "sophgo,s 167 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 339 reg = <0x00000070 0xac 168 reg = <0x00000070 0xac074000 0x00000000 0x0000c000>; 340 reg-names = "mtimecmp" 169 reg-names = "mtimecmp"; 341 interrupts-extended = 170 interrupts-extended = <&cpu28_intc 7>, 342 171 <&cpu29_intc 7>, 343 172 <&cpu30_intc 7>, 344 173 <&cpu31_intc 7>; 345 }; 174 }; 346 175 347 clint_mtimer8: timer@70ac08400 176 clint_mtimer8: timer@70ac084000 { 348 compatible = "sophgo,s 177 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 349 reg = <0x00000070 0xac 178 reg = <0x00000070 0xac084000 0x00000000 0x0000c000>; 350 reg-names = "mtimecmp" 179 reg-names = "mtimecmp"; 351 interrupts-extended = 180 interrupts-extended = <&cpu32_intc 7>, 352 181 <&cpu33_intc 7>, 353 182 <&cpu34_intc 7>, 354 183 <&cpu35_intc 7>; 355 }; 184 }; 356 185 357 clint_mtimer9: timer@70ac09400 186 clint_mtimer9: timer@70ac094000 { 358 compatible = "sophgo,s 187 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 359 reg = <0x00000070 0xac 188 reg = <0x00000070 0xac094000 0x00000000 0x0000c000>; 360 reg-names = "mtimecmp" 189 reg-names = "mtimecmp"; 361 interrupts-extended = 190 interrupts-extended = <&cpu36_intc 7>, 362 191 <&cpu37_intc 7>, 363 192 <&cpu38_intc 7>, 364 193 <&cpu39_intc 7>; 365 }; 194 }; 366 195 367 clint_mtimer10: timer@70ac0a40 196 clint_mtimer10: timer@70ac0a4000 { 368 compatible = "sophgo,s 197 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 369 reg = <0x00000070 0xac 198 reg = <0x00000070 0xac0a4000 0x00000000 0x0000c000>; 370 reg-names = "mtimecmp" 199 reg-names = "mtimecmp"; 371 interrupts-extended = 200 interrupts-extended = <&cpu40_intc 7>, 372 201 <&cpu41_intc 7>, 373 202 <&cpu42_intc 7>, 374 203 <&cpu43_intc 7>; 375 }; 204 }; 376 205 377 clint_mtimer11: timer@70ac0b40 206 clint_mtimer11: timer@70ac0b4000 { 378 compatible = "sophgo,s 207 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 379 reg = <0x00000070 0xac 208 reg = <0x00000070 0xac0b4000 0x00000000 0x0000c000>; 380 reg-names = "mtimecmp" 209 reg-names = "mtimecmp"; 381 interrupts-extended = 210 interrupts-extended = <&cpu44_intc 7>, 382 211 <&cpu45_intc 7>, 383 212 <&cpu46_intc 7>, 384 213 <&cpu47_intc 7>; 385 }; 214 }; 386 215 387 clint_mtimer12: timer@70ac0c40 216 clint_mtimer12: timer@70ac0c4000 { 388 compatible = "sophgo,s 217 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 389 reg = <0x00000070 0xac 218 reg = <0x00000070 0xac0c4000 0x00000000 0x0000c000>; 390 reg-names = "mtimecmp" 219 reg-names = "mtimecmp"; 391 interrupts-extended = 220 interrupts-extended = <&cpu48_intc 7>, 392 221 <&cpu49_intc 7>, 393 222 <&cpu50_intc 7>, 394 223 <&cpu51_intc 7>; 395 }; 224 }; 396 225 397 clint_mtimer13: timer@70ac0d40 226 clint_mtimer13: timer@70ac0d4000 { 398 compatible = "sophgo,s 227 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 399 reg = <0x00000070 0xac 228 reg = <0x00000070 0xac0d4000 0x00000000 0x0000c000>; 400 reg-names = "mtimecmp" 229 reg-names = "mtimecmp"; 401 interrupts-extended = 230 interrupts-extended = <&cpu52_intc 7>, 402 231 <&cpu53_intc 7>, 403 232 <&cpu54_intc 7>, 404 233 <&cpu55_intc 7>; 405 }; 234 }; 406 235 407 clint_mtimer14: timer@70ac0e40 236 clint_mtimer14: timer@70ac0e4000 { 408 compatible = "sophgo,s 237 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 409 reg = <0x00000070 0xac 238 reg = <0x00000070 0xac0e4000 0x00000000 0x0000c000>; 410 reg-names = "mtimecmp" 239 reg-names = "mtimecmp"; 411 interrupts-extended = 240 interrupts-extended = <&cpu56_intc 7>, 412 241 <&cpu57_intc 7>, 413 242 <&cpu58_intc 7>, 414 243 <&cpu59_intc 7>; 415 }; 244 }; 416 245 417 clint_mtimer15: timer@70ac0f40 246 clint_mtimer15: timer@70ac0f4000 { 418 compatible = "sophgo,s 247 compatible = "sophgo,sg2042-aclint-mtimer", "thead,c900-aclint-mtimer"; 419 reg = <0x00000070 0xac 248 reg = <0x00000070 0xac0f4000 0x00000000 0x0000c000>; 420 reg-names = "mtimecmp" 249 reg-names = "mtimecmp"; 421 interrupts-extended = 250 interrupts-extended = <&cpu60_intc 7>, 422 251 <&cpu61_intc 7>, 423 252 <&cpu62_intc 7>, 424 253 <&cpu63_intc 7>; 425 }; 254 }; 426 255 427 intc: interrupt-controller@709 256 intc: interrupt-controller@7090000000 { 428 compatible = "sophgo,s 257 compatible = "sophgo,sg2042-plic", "thead,c900-plic"; 429 #address-cells = <0>; 258 #address-cells = <0>; 430 #interrupt-cells = <2> 259 #interrupt-cells = <2>; 431 reg = <0x00000070 0x90 260 reg = <0x00000070 0x90000000 0x00000000 0x04000000>; 432 interrupt-controller; 261 interrupt-controller; 433 interrupts-extended = 262 interrupts-extended = 434 <&cpu0_intc 11 263 <&cpu0_intc 11>, <&cpu0_intc 9>, 435 <&cpu1_intc 11 264 <&cpu1_intc 11>, <&cpu1_intc 9>, 436 <&cpu2_intc 11 265 <&cpu2_intc 11>, <&cpu2_intc 9>, 437 <&cpu3_intc 11 266 <&cpu3_intc 11>, <&cpu3_intc 9>, 438 <&cpu4_intc 11 267 <&cpu4_intc 11>, <&cpu4_intc 9>, 439 <&cpu5_intc 11 268 <&cpu5_intc 11>, <&cpu5_intc 9>, 440 <&cpu6_intc 11 269 <&cpu6_intc 11>, <&cpu6_intc 9>, 441 <&cpu7_intc 11 270 <&cpu7_intc 11>, <&cpu7_intc 9>, 442 <&cpu8_intc 11 271 <&cpu8_intc 11>, <&cpu8_intc 9>, 443 <&cpu9_intc 11 272 <&cpu9_intc 11>, <&cpu9_intc 9>, 444 <&cpu10_intc 1 273 <&cpu10_intc 11>, <&cpu10_intc 9>, 445 <&cpu11_intc 1 274 <&cpu11_intc 11>, <&cpu11_intc 9>, 446 <&cpu12_intc 1 275 <&cpu12_intc 11>, <&cpu12_intc 9>, 447 <&cpu13_intc 1 276 <&cpu13_intc 11>, <&cpu13_intc 9>, 448 <&cpu14_intc 1 277 <&cpu14_intc 11>, <&cpu14_intc 9>, 449 <&cpu15_intc 1 278 <&cpu15_intc 11>, <&cpu15_intc 9>, 450 <&cpu16_intc 1 279 <&cpu16_intc 11>, <&cpu16_intc 9>, 451 <&cpu17_intc 1 280 <&cpu17_intc 11>, <&cpu17_intc 9>, 452 <&cpu18_intc 1 281 <&cpu18_intc 11>, <&cpu18_intc 9>, 453 <&cpu19_intc 1 282 <&cpu19_intc 11>, <&cpu19_intc 9>, 454 <&cpu20_intc 1 283 <&cpu20_intc 11>, <&cpu20_intc 9>, 455 <&cpu21_intc 1 284 <&cpu21_intc 11>, <&cpu21_intc 9>, 456 <&cpu22_intc 1 285 <&cpu22_intc 11>, <&cpu22_intc 9>, 457 <&cpu23_intc 1 286 <&cpu23_intc 11>, <&cpu23_intc 9>, 458 <&cpu24_intc 1 287 <&cpu24_intc 11>, <&cpu24_intc 9>, 459 <&cpu25_intc 1 288 <&cpu25_intc 11>, <&cpu25_intc 9>, 460 <&cpu26_intc 1 289 <&cpu26_intc 11>, <&cpu26_intc 9>, 461 <&cpu27_intc 1 290 <&cpu27_intc 11>, <&cpu27_intc 9>, 462 <&cpu28_intc 1 291 <&cpu28_intc 11>, <&cpu28_intc 9>, 463 <&cpu29_intc 1 292 <&cpu29_intc 11>, <&cpu29_intc 9>, 464 <&cpu30_intc 1 293 <&cpu30_intc 11>, <&cpu30_intc 9>, 465 <&cpu31_intc 1 294 <&cpu31_intc 11>, <&cpu31_intc 9>, 466 <&cpu32_intc 1 295 <&cpu32_intc 11>, <&cpu32_intc 9>, 467 <&cpu33_intc 1 296 <&cpu33_intc 11>, <&cpu33_intc 9>, 468 <&cpu34_intc 1 297 <&cpu34_intc 11>, <&cpu34_intc 9>, 469 <&cpu35_intc 1 298 <&cpu35_intc 11>, <&cpu35_intc 9>, 470 <&cpu36_intc 1 299 <&cpu36_intc 11>, <&cpu36_intc 9>, 471 <&cpu37_intc 1 300 <&cpu37_intc 11>, <&cpu37_intc 9>, 472 <&cpu38_intc 1 301 <&cpu38_intc 11>, <&cpu38_intc 9>, 473 <&cpu39_intc 1 302 <&cpu39_intc 11>, <&cpu39_intc 9>, 474 <&cpu40_intc 1 303 <&cpu40_intc 11>, <&cpu40_intc 9>, 475 <&cpu41_intc 1 304 <&cpu41_intc 11>, <&cpu41_intc 9>, 476 <&cpu42_intc 1 305 <&cpu42_intc 11>, <&cpu42_intc 9>, 477 <&cpu43_intc 1 306 <&cpu43_intc 11>, <&cpu43_intc 9>, 478 <&cpu44_intc 1 307 <&cpu44_intc 11>, <&cpu44_intc 9>, 479 <&cpu45_intc 1 308 <&cpu45_intc 11>, <&cpu45_intc 9>, 480 <&cpu46_intc 1 309 <&cpu46_intc 11>, <&cpu46_intc 9>, 481 <&cpu47_intc 1 310 <&cpu47_intc 11>, <&cpu47_intc 9>, 482 <&cpu48_intc 1 311 <&cpu48_intc 11>, <&cpu48_intc 9>, 483 <&cpu49_intc 1 312 <&cpu49_intc 11>, <&cpu49_intc 9>, 484 <&cpu50_intc 1 313 <&cpu50_intc 11>, <&cpu50_intc 9>, 485 <&cpu51_intc 1 314 <&cpu51_intc 11>, <&cpu51_intc 9>, 486 <&cpu52_intc 1 315 <&cpu52_intc 11>, <&cpu52_intc 9>, 487 <&cpu53_intc 1 316 <&cpu53_intc 11>, <&cpu53_intc 9>, 488 <&cpu54_intc 1 317 <&cpu54_intc 11>, <&cpu54_intc 9>, 489 <&cpu55_intc 1 318 <&cpu55_intc 11>, <&cpu55_intc 9>, 490 <&cpu56_intc 1 319 <&cpu56_intc 11>, <&cpu56_intc 9>, 491 <&cpu57_intc 1 320 <&cpu57_intc 11>, <&cpu57_intc 9>, 492 <&cpu58_intc 1 321 <&cpu58_intc 11>, <&cpu58_intc 9>, 493 <&cpu59_intc 1 322 <&cpu59_intc 11>, <&cpu59_intc 9>, 494 <&cpu60_intc 1 323 <&cpu60_intc 11>, <&cpu60_intc 9>, 495 <&cpu61_intc 1 324 <&cpu61_intc 11>, <&cpu61_intc 9>, 496 <&cpu62_intc 1 325 <&cpu62_intc 11>, <&cpu62_intc 9>, 497 <&cpu63_intc 1 326 <&cpu63_intc 11>, <&cpu63_intc 9>; 498 riscv,ndev = <224>; 327 riscv,ndev = <224>; 499 }; 328 }; 500 329 501 rstgen: reset-controller@70300 << 502 compatible = "sophgo,s << 503 reg = <0x00000070 0x30 << 504 #reset-cells = <1>; << 505 }; << 506 << 507 uart0: serial@7040000000 { 330 uart0: serial@7040000000 { 508 compatible = "snps,dw- 331 compatible = "snps,dw-apb-uart"; 509 reg = <0x00000070 0x40 332 reg = <0x00000070 0x40000000 0x00000000 0x00001000>; >> 333 interrupt-parent = <&intc>; 510 interrupts = <112 IRQ_ 334 interrupts = <112 IRQ_TYPE_LEVEL_HIGH>; 511 clock-frequency = <500 335 clock-frequency = <500000000>; 512 clocks = <&clkgen GATE << 513 <&clkgen GATE << 514 clock-names = "baudclk << 515 reg-shift = <2>; 336 reg-shift = <2>; 516 reg-io-width = <4>; 337 reg-io-width = <4>; 517 resets = <&rstgen RST_ << 518 status = "disabled"; << 519 }; << 520 << 521 emmc: mmc@704002a000 { << 522 compatible = "sophgo,s << 523 reg = <0x70 0x4002a000 << 524 interrupt-parent = <&i << 525 interrupts = <134 IRQ_ << 526 clocks = <&clkgen GATE << 527 <&clkgen GATE << 528 <&clkgen GATE << 529 clock-names = "core", << 530 "bus", << 531 "timer"; << 532 status = "disabled"; << 533 }; << 534 << 535 sd: mmc@704002b000 { << 536 compatible = "sophgo,s << 537 reg = <0x70 0x4002b000 << 538 interrupt-parent = <&i << 539 interrupts = <136 IRQ_ << 540 clocks = <&clkgen GATE << 541 <&clkgen GATE << 542 <&clkgen GATE << 543 clock-names = "core", << 544 "bus", << 545 "timer"; << 546 status = "disabled"; 338 status = "disabled"; 547 }; 339 }; 548 }; 340 }; 549 }; 341 };

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi

Diff markup

Differences between /scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi (Version linux-6.7.12)

TOMOYO Linux Cross Reference Linux/scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi

Diff markup

Differences between /scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi (Version linux-6.12-rc7) and /scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi (Version linux-6.7.12)

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/riscv/sophgo/sg2042.dtsi