1 /* SPDX-License-Identifier: GPL-2.0 */ <<
2 /* 1 /*
3 * sgtl5000.h - SGTL5000 audio codec interface 2 * sgtl5000.h - SGTL5000 audio codec interface
4 * 3 *
5 * Copyright 2010-2011 Freescale Semiconductor 4 * Copyright 2010-2011 Freescale Semiconductor, Inc.
>> 5 *
>> 6 * This program is free software; you can redistribute it and/or modify
>> 7 * it under the terms of the GNU General Public License version 2 as
>> 8 * published by the Free Software Foundation.
6 */ 9 */
7 10
8 #ifndef _SGTL5000_H 11 #ifndef _SGTL5000_H
9 #define _SGTL5000_H 12 #define _SGTL5000_H
10 13
11 /* 14 /*
12 * Registers addresses 15 * Registers addresses
13 */ 16 */
14 #define SGTL5000_CHIP_ID 17 #define SGTL5000_CHIP_ID 0x0000
15 #define SGTL5000_CHIP_DIG_POWER 18 #define SGTL5000_CHIP_DIG_POWER 0x0002
16 #define SGTL5000_CHIP_CLK_CTRL 19 #define SGTL5000_CHIP_CLK_CTRL 0x0004
17 #define SGTL5000_CHIP_I2S_CTRL 20 #define SGTL5000_CHIP_I2S_CTRL 0x0006
18 #define SGTL5000_CHIP_SSS_CTRL 21 #define SGTL5000_CHIP_SSS_CTRL 0x000a
19 #define SGTL5000_CHIP_ADCDAC_CTRL 22 #define SGTL5000_CHIP_ADCDAC_CTRL 0x000e
20 #define SGTL5000_CHIP_DAC_VOL 23 #define SGTL5000_CHIP_DAC_VOL 0x0010
21 #define SGTL5000_CHIP_PAD_STRENGTH 24 #define SGTL5000_CHIP_PAD_STRENGTH 0x0014
22 #define SGTL5000_CHIP_ANA_ADC_CTRL 25 #define SGTL5000_CHIP_ANA_ADC_CTRL 0x0020
23 #define SGTL5000_CHIP_ANA_HP_CTRL 26 #define SGTL5000_CHIP_ANA_HP_CTRL 0x0022
24 #define SGTL5000_CHIP_ANA_CTRL 27 #define SGTL5000_CHIP_ANA_CTRL 0x0024
25 #define SGTL5000_CHIP_LINREG_CTRL 28 #define SGTL5000_CHIP_LINREG_CTRL 0x0026
26 #define SGTL5000_CHIP_REF_CTRL 29 #define SGTL5000_CHIP_REF_CTRL 0x0028
27 #define SGTL5000_CHIP_MIC_CTRL 30 #define SGTL5000_CHIP_MIC_CTRL 0x002a
28 #define SGTL5000_CHIP_LINE_OUT_CTRL 31 #define SGTL5000_CHIP_LINE_OUT_CTRL 0x002c
29 #define SGTL5000_CHIP_LINE_OUT_VOL 32 #define SGTL5000_CHIP_LINE_OUT_VOL 0x002e
30 #define SGTL5000_CHIP_ANA_POWER 33 #define SGTL5000_CHIP_ANA_POWER 0x0030
31 #define SGTL5000_CHIP_PLL_CTRL 34 #define SGTL5000_CHIP_PLL_CTRL 0x0032
32 #define SGTL5000_CHIP_CLK_TOP_CTRL 35 #define SGTL5000_CHIP_CLK_TOP_CTRL 0x0034
33 #define SGTL5000_CHIP_ANA_STATUS 36 #define SGTL5000_CHIP_ANA_STATUS 0x0036
34 #define SGTL5000_CHIP_SHORT_CTRL 37 #define SGTL5000_CHIP_SHORT_CTRL 0x003c
35 #define SGTL5000_CHIP_ANA_TEST2 38 #define SGTL5000_CHIP_ANA_TEST2 0x003a
36 #define SGTL5000_DAP_CTRL 39 #define SGTL5000_DAP_CTRL 0x0100
37 #define SGTL5000_DAP_PEQ 40 #define SGTL5000_DAP_PEQ 0x0102
38 #define SGTL5000_DAP_BASS_ENHANCE 41 #define SGTL5000_DAP_BASS_ENHANCE 0x0104
39 #define SGTL5000_DAP_BASS_ENHANCE_CTRL 42 #define SGTL5000_DAP_BASS_ENHANCE_CTRL 0x0106
40 #define SGTL5000_DAP_AUDIO_EQ 43 #define SGTL5000_DAP_AUDIO_EQ 0x0108
41 #define SGTL5000_DAP_SURROUND 44 #define SGTL5000_DAP_SURROUND 0x010a
42 #define SGTL5000_DAP_FLT_COEF_ACCESS 45 #define SGTL5000_DAP_FLT_COEF_ACCESS 0x010c
43 #define SGTL5000_DAP_COEF_WR_B0_MSB 46 #define SGTL5000_DAP_COEF_WR_B0_MSB 0x010e
44 #define SGTL5000_DAP_COEF_WR_B0_LSB 47 #define SGTL5000_DAP_COEF_WR_B0_LSB 0x0110
45 #define SGTL5000_DAP_EQ_BASS_BAND0 48 #define SGTL5000_DAP_EQ_BASS_BAND0 0x0116
46 #define SGTL5000_DAP_EQ_BASS_BAND1 49 #define SGTL5000_DAP_EQ_BASS_BAND1 0x0118
47 #define SGTL5000_DAP_EQ_BASS_BAND2 50 #define SGTL5000_DAP_EQ_BASS_BAND2 0x011a
48 #define SGTL5000_DAP_EQ_BASS_BAND3 51 #define SGTL5000_DAP_EQ_BASS_BAND3 0x011c
49 #define SGTL5000_DAP_EQ_BASS_BAND4 52 #define SGTL5000_DAP_EQ_BASS_BAND4 0x011e
50 #define SGTL5000_DAP_MAIN_CHAN 53 #define SGTL5000_DAP_MAIN_CHAN 0x0120
51 #define SGTL5000_DAP_MIX_CHAN 54 #define SGTL5000_DAP_MIX_CHAN 0x0122
52 #define SGTL5000_DAP_AVC_CTRL 55 #define SGTL5000_DAP_AVC_CTRL 0x0124
53 #define SGTL5000_DAP_AVC_THRESHOLD 56 #define SGTL5000_DAP_AVC_THRESHOLD 0x0126
54 #define SGTL5000_DAP_AVC_ATTACK 57 #define SGTL5000_DAP_AVC_ATTACK 0x0128
55 #define SGTL5000_DAP_AVC_DECAY 58 #define SGTL5000_DAP_AVC_DECAY 0x012a
56 #define SGTL5000_DAP_COEF_WR_B1_MSB 59 #define SGTL5000_DAP_COEF_WR_B1_MSB 0x012c
57 #define SGTL5000_DAP_COEF_WR_B1_LSB 60 #define SGTL5000_DAP_COEF_WR_B1_LSB 0x012e
58 #define SGTL5000_DAP_COEF_WR_B2_MSB 61 #define SGTL5000_DAP_COEF_WR_B2_MSB 0x0130
59 #define SGTL5000_DAP_COEF_WR_B2_LSB 62 #define SGTL5000_DAP_COEF_WR_B2_LSB 0x0132
60 #define SGTL5000_DAP_COEF_WR_A1_MSB 63 #define SGTL5000_DAP_COEF_WR_A1_MSB 0x0134
61 #define SGTL5000_DAP_COEF_WR_A1_LSB 64 #define SGTL5000_DAP_COEF_WR_A1_LSB 0x0136
62 #define SGTL5000_DAP_COEF_WR_A2_MSB 65 #define SGTL5000_DAP_COEF_WR_A2_MSB 0x0138
63 #define SGTL5000_DAP_COEF_WR_A2_LSB 66 #define SGTL5000_DAP_COEF_WR_A2_LSB 0x013a
64 67
65 /* 68 /*
66 * Field Definitions. 69 * Field Definitions.
67 */ 70 */
68 71
69 /* 72 /*
70 * SGTL5000_CHIP_ID 73 * SGTL5000_CHIP_ID
71 */ 74 */
72 #define SGTL5000_PARTID_MASK 75 #define SGTL5000_PARTID_MASK 0xff00
73 #define SGTL5000_PARTID_SHIFT 76 #define SGTL5000_PARTID_SHIFT 8
74 #define SGTL5000_PARTID_WIDTH 77 #define SGTL5000_PARTID_WIDTH 8
75 #define SGTL5000_PARTID_PART_ID 78 #define SGTL5000_PARTID_PART_ID 0xa0
76 #define SGTL5000_REVID_MASK 79 #define SGTL5000_REVID_MASK 0x00ff
77 #define SGTL5000_REVID_SHIFT 80 #define SGTL5000_REVID_SHIFT 0
78 #define SGTL5000_REVID_WIDTH 81 #define SGTL5000_REVID_WIDTH 8
79 82
80 /* 83 /*
81 * SGTL5000_CHIP_DIG_POWER 84 * SGTL5000_CHIP_DIG_POWER
82 */ 85 */
83 #define SGTL5000_DIG_POWER_DEFAULT <<
84 #define SGTL5000_ADC_EN 86 #define SGTL5000_ADC_EN 0x0040
85 #define SGTL5000_DAC_EN 87 #define SGTL5000_DAC_EN 0x0020
86 #define SGTL5000_DAP_POWERUP 88 #define SGTL5000_DAP_POWERUP 0x0010
87 #define SGTL5000_I2S_OUT_POWERUP 89 #define SGTL5000_I2S_OUT_POWERUP 0x0002
88 #define SGTL5000_I2S_IN_POWERUP 90 #define SGTL5000_I2S_IN_POWERUP 0x0001
89 91
90 /* 92 /*
91 * SGTL5000_CHIP_CLK_CTRL 93 * SGTL5000_CHIP_CLK_CTRL
92 */ 94 */
93 #define SGTL5000_CHIP_CLK_CTRL_DEFAULT <<
94 #define SGTL5000_RATE_MODE_MASK 95 #define SGTL5000_RATE_MODE_MASK 0x0030
95 #define SGTL5000_RATE_MODE_SHIFT 96 #define SGTL5000_RATE_MODE_SHIFT 4
96 #define SGTL5000_RATE_MODE_WIDTH 97 #define SGTL5000_RATE_MODE_WIDTH 2
97 #define SGTL5000_RATE_MODE_DIV_1 98 #define SGTL5000_RATE_MODE_DIV_1 0
98 #define SGTL5000_RATE_MODE_DIV_2 99 #define SGTL5000_RATE_MODE_DIV_2 1
99 #define SGTL5000_RATE_MODE_DIV_4 100 #define SGTL5000_RATE_MODE_DIV_4 2
100 #define SGTL5000_RATE_MODE_DIV_6 101 #define SGTL5000_RATE_MODE_DIV_6 3
101 #define SGTL5000_SYS_FS_MASK 102 #define SGTL5000_SYS_FS_MASK 0x000c
102 #define SGTL5000_SYS_FS_SHIFT 103 #define SGTL5000_SYS_FS_SHIFT 2
103 #define SGTL5000_SYS_FS_WIDTH 104 #define SGTL5000_SYS_FS_WIDTH 2
104 #define SGTL5000_SYS_FS_32k 105 #define SGTL5000_SYS_FS_32k 0x0
105 #define SGTL5000_SYS_FS_44_1k 106 #define SGTL5000_SYS_FS_44_1k 0x1
106 #define SGTL5000_SYS_FS_48k 107 #define SGTL5000_SYS_FS_48k 0x2
107 #define SGTL5000_SYS_FS_96k 108 #define SGTL5000_SYS_FS_96k 0x3
108 #define SGTL5000_MCLK_FREQ_MASK 109 #define SGTL5000_MCLK_FREQ_MASK 0x0003
109 #define SGTL5000_MCLK_FREQ_SHIFT 110 #define SGTL5000_MCLK_FREQ_SHIFT 0
110 #define SGTL5000_MCLK_FREQ_WIDTH 111 #define SGTL5000_MCLK_FREQ_WIDTH 2
111 #define SGTL5000_MCLK_FREQ_256FS 112 #define SGTL5000_MCLK_FREQ_256FS 0x0
112 #define SGTL5000_MCLK_FREQ_384FS 113 #define SGTL5000_MCLK_FREQ_384FS 0x1
113 #define SGTL5000_MCLK_FREQ_512FS 114 #define SGTL5000_MCLK_FREQ_512FS 0x2
114 #define SGTL5000_MCLK_FREQ_PLL 115 #define SGTL5000_MCLK_FREQ_PLL 0x3
115 116
116 /* 117 /*
117 * SGTL5000_CHIP_I2S_CTRL 118 * SGTL5000_CHIP_I2S_CTRL
118 */ 119 */
119 #define SGTL5000_I2S_SCLKFREQ_MASK 120 #define SGTL5000_I2S_SCLKFREQ_MASK 0x0100
120 #define SGTL5000_I2S_SCLKFREQ_SHIFT 121 #define SGTL5000_I2S_SCLKFREQ_SHIFT 8
121 #define SGTL5000_I2S_SCLKFREQ_WIDTH 122 #define SGTL5000_I2S_SCLKFREQ_WIDTH 1
122 #define SGTL5000_I2S_SCLKFREQ_64FS 123 #define SGTL5000_I2S_SCLKFREQ_64FS 0x0
123 #define SGTL5000_I2S_SCLKFREQ_32FS 124 #define SGTL5000_I2S_SCLKFREQ_32FS 0x1 /* Not for RJ mode */
124 #define SGTL5000_I2S_MASTER 125 #define SGTL5000_I2S_MASTER 0x0080
125 #define SGTL5000_I2S_SCLK_INV 126 #define SGTL5000_I2S_SCLK_INV 0x0040
126 #define SGTL5000_I2S_DLEN_MASK 127 #define SGTL5000_I2S_DLEN_MASK 0x0030
127 #define SGTL5000_I2S_DLEN_SHIFT 128 #define SGTL5000_I2S_DLEN_SHIFT 4
128 #define SGTL5000_I2S_DLEN_WIDTH 129 #define SGTL5000_I2S_DLEN_WIDTH 2
129 #define SGTL5000_I2S_DLEN_32 130 #define SGTL5000_I2S_DLEN_32 0x0
130 #define SGTL5000_I2S_DLEN_24 131 #define SGTL5000_I2S_DLEN_24 0x1
131 #define SGTL5000_I2S_DLEN_20 132 #define SGTL5000_I2S_DLEN_20 0x2
132 #define SGTL5000_I2S_DLEN_16 133 #define SGTL5000_I2S_DLEN_16 0x3
133 #define SGTL5000_I2S_MODE_MASK 134 #define SGTL5000_I2S_MODE_MASK 0x000c
134 #define SGTL5000_I2S_MODE_SHIFT 135 #define SGTL5000_I2S_MODE_SHIFT 2
135 #define SGTL5000_I2S_MODE_WIDTH 136 #define SGTL5000_I2S_MODE_WIDTH 2
136 #define SGTL5000_I2S_MODE_I2S_LJ 137 #define SGTL5000_I2S_MODE_I2S_LJ 0x0
137 #define SGTL5000_I2S_MODE_RJ 138 #define SGTL5000_I2S_MODE_RJ 0x1
138 #define SGTL5000_I2S_MODE_PCM 139 #define SGTL5000_I2S_MODE_PCM 0x2
139 #define SGTL5000_I2S_LRALIGN 140 #define SGTL5000_I2S_LRALIGN 0x0002
140 #define SGTL5000_I2S_LRPOL 141 #define SGTL5000_I2S_LRPOL 0x0001 /* set for which mode */
141 142
142 /* 143 /*
143 * SGTL5000_CHIP_SSS_CTRL 144 * SGTL5000_CHIP_SSS_CTRL
144 */ 145 */
145 #define SGTL5000_DAP_MIX_LRSWAP 146 #define SGTL5000_DAP_MIX_LRSWAP 0x4000
146 #define SGTL5000_DAP_LRSWAP 147 #define SGTL5000_DAP_LRSWAP 0x2000
147 #define SGTL5000_DAC_LRSWAP 148 #define SGTL5000_DAC_LRSWAP 0x1000
148 #define SGTL5000_I2S_OUT_LRSWAP 149 #define SGTL5000_I2S_OUT_LRSWAP 0x0400
149 #define SGTL5000_DAP_MIX_SEL_MASK 150 #define SGTL5000_DAP_MIX_SEL_MASK 0x0300
150 #define SGTL5000_DAP_MIX_SEL_SHIFT 151 #define SGTL5000_DAP_MIX_SEL_SHIFT 8
151 #define SGTL5000_DAP_MIX_SEL_WIDTH 152 #define SGTL5000_DAP_MIX_SEL_WIDTH 2
152 #define SGTL5000_DAP_MIX_SEL_ADC 153 #define SGTL5000_DAP_MIX_SEL_ADC 0x0
153 #define SGTL5000_DAP_MIX_SEL_I2S_IN 154 #define SGTL5000_DAP_MIX_SEL_I2S_IN 0x1
154 #define SGTL5000_DAP_SEL_MASK 155 #define SGTL5000_DAP_SEL_MASK 0x00c0
155 #define SGTL5000_DAP_SEL_SHIFT 156 #define SGTL5000_DAP_SEL_SHIFT 6
156 #define SGTL5000_DAP_SEL_WIDTH 157 #define SGTL5000_DAP_SEL_WIDTH 2
157 #define SGTL5000_DAP_SEL_ADC 158 #define SGTL5000_DAP_SEL_ADC 0x0
158 #define SGTL5000_DAP_SEL_I2S_IN 159 #define SGTL5000_DAP_SEL_I2S_IN 0x1
159 #define SGTL5000_DAC_SEL_MASK 160 #define SGTL5000_DAC_SEL_MASK 0x0030
160 #define SGTL5000_DAC_SEL_SHIFT 161 #define SGTL5000_DAC_SEL_SHIFT 4
161 #define SGTL5000_DAC_SEL_WIDTH 162 #define SGTL5000_DAC_SEL_WIDTH 2
162 #define SGTL5000_DAC_SEL_ADC 163 #define SGTL5000_DAC_SEL_ADC 0x0
163 #define SGTL5000_DAC_SEL_I2S_IN 164 #define SGTL5000_DAC_SEL_I2S_IN 0x1
164 #define SGTL5000_DAC_SEL_DAP 165 #define SGTL5000_DAC_SEL_DAP 0x3
165 #define SGTL5000_I2S_OUT_SEL_MASK 166 #define SGTL5000_I2S_OUT_SEL_MASK 0x0003
166 #define SGTL5000_I2S_OUT_SEL_SHIFT 167 #define SGTL5000_I2S_OUT_SEL_SHIFT 0
167 #define SGTL5000_I2S_OUT_SEL_WIDTH 168 #define SGTL5000_I2S_OUT_SEL_WIDTH 2
168 #define SGTL5000_I2S_OUT_SEL_ADC 169 #define SGTL5000_I2S_OUT_SEL_ADC 0x0
169 #define SGTL5000_I2S_OUT_SEL_I2S_IN 170 #define SGTL5000_I2S_OUT_SEL_I2S_IN 0x1
170 #define SGTL5000_I2S_OUT_SEL_DAP 171 #define SGTL5000_I2S_OUT_SEL_DAP 0x3
171 172
172 /* 173 /*
173 * SGTL5000_CHIP_ADCDAC_CTRL 174 * SGTL5000_CHIP_ADCDAC_CTRL
174 */ 175 */
175 #define SGTL5000_VOL_BUSY_DAC_RIGHT 176 #define SGTL5000_VOL_BUSY_DAC_RIGHT 0x2000
176 #define SGTL5000_VOL_BUSY_DAC_LEFT 177 #define SGTL5000_VOL_BUSY_DAC_LEFT 0x1000
177 #define SGTL5000_DAC_VOL_RAMP_EN 178 #define SGTL5000_DAC_VOL_RAMP_EN 0x0200
178 #define SGTL5000_DAC_VOL_RAMP_EXPO 179 #define SGTL5000_DAC_VOL_RAMP_EXPO 0x0100
179 #define SGTL5000_DAC_MUTE_RIGHT 180 #define SGTL5000_DAC_MUTE_RIGHT 0x0008
180 #define SGTL5000_DAC_MUTE_LEFT 181 #define SGTL5000_DAC_MUTE_LEFT 0x0004
181 #define SGTL5000_ADC_HPF_FREEZE 182 #define SGTL5000_ADC_HPF_FREEZE 0x0002
182 #define SGTL5000_ADC_HPF_BYPASS 183 #define SGTL5000_ADC_HPF_BYPASS 0x0001
183 184
184 /* 185 /*
185 * SGTL5000_CHIP_DAC_VOL 186 * SGTL5000_CHIP_DAC_VOL
186 */ 187 */
187 #define SGTL5000_DAC_VOL_RIGHT_MASK 188 #define SGTL5000_DAC_VOL_RIGHT_MASK 0xff00
188 #define SGTL5000_DAC_VOL_RIGHT_SHIFT 189 #define SGTL5000_DAC_VOL_RIGHT_SHIFT 8
189 #define SGTL5000_DAC_VOL_RIGHT_WIDTH 190 #define SGTL5000_DAC_VOL_RIGHT_WIDTH 8
190 #define SGTL5000_DAC_VOL_LEFT_MASK 191 #define SGTL5000_DAC_VOL_LEFT_MASK 0x00ff
191 #define SGTL5000_DAC_VOL_LEFT_SHIFT 192 #define SGTL5000_DAC_VOL_LEFT_SHIFT 0
192 #define SGTL5000_DAC_VOL_LEFT_WIDTH 193 #define SGTL5000_DAC_VOL_LEFT_WIDTH 8
193 194
194 /* 195 /*
195 * SGTL5000_CHIP_PAD_STRENGTH 196 * SGTL5000_CHIP_PAD_STRENGTH
196 */ 197 */
197 #define SGTL5000_PAD_I2S_LRCLK_MASK 198 #define SGTL5000_PAD_I2S_LRCLK_MASK 0x0300
198 #define SGTL5000_PAD_I2S_LRCLK_SHIFT 199 #define SGTL5000_PAD_I2S_LRCLK_SHIFT 8
199 #define SGTL5000_PAD_I2S_LRCLK_WIDTH 200 #define SGTL5000_PAD_I2S_LRCLK_WIDTH 2
200 #define SGTL5000_PAD_I2S_SCLK_MASK 201 #define SGTL5000_PAD_I2S_SCLK_MASK 0x00c0
201 #define SGTL5000_PAD_I2S_SCLK_SHIFT 202 #define SGTL5000_PAD_I2S_SCLK_SHIFT 6
202 #define SGTL5000_PAD_I2S_SCLK_WIDTH 203 #define SGTL5000_PAD_I2S_SCLK_WIDTH 2
203 #define SGTL5000_PAD_I2S_DOUT_MASK 204 #define SGTL5000_PAD_I2S_DOUT_MASK 0x0030
204 #define SGTL5000_PAD_I2S_DOUT_SHIFT 205 #define SGTL5000_PAD_I2S_DOUT_SHIFT 4
205 #define SGTL5000_PAD_I2S_DOUT_WIDTH 206 #define SGTL5000_PAD_I2S_DOUT_WIDTH 2
206 #define SGTL5000_PAD_I2C_SDA_MASK 207 #define SGTL5000_PAD_I2C_SDA_MASK 0x000c
207 #define SGTL5000_PAD_I2C_SDA_SHIFT 208 #define SGTL5000_PAD_I2C_SDA_SHIFT 2
208 #define SGTL5000_PAD_I2C_SDA_WIDTH 209 #define SGTL5000_PAD_I2C_SDA_WIDTH 2
209 #define SGTL5000_PAD_I2C_SCL_MASK 210 #define SGTL5000_PAD_I2C_SCL_MASK 0x0003
210 #define SGTL5000_PAD_I2C_SCL_SHIFT 211 #define SGTL5000_PAD_I2C_SCL_SHIFT 0
211 #define SGTL5000_PAD_I2C_SCL_WIDTH 212 #define SGTL5000_PAD_I2C_SCL_WIDTH 2
212 213
213 /* 214 /*
214 * SGTL5000_CHIP_ANA_ADC_CTRL 215 * SGTL5000_CHIP_ANA_ADC_CTRL
215 */ 216 */
216 #define SGTL5000_ADC_VOL_M6DB 217 #define SGTL5000_ADC_VOL_M6DB 0x0100
217 #define SGTL5000_ADC_VOL_RIGHT_MASK 218 #define SGTL5000_ADC_VOL_RIGHT_MASK 0x00f0
218 #define SGTL5000_ADC_VOL_RIGHT_SHIFT 219 #define SGTL5000_ADC_VOL_RIGHT_SHIFT 4
219 #define SGTL5000_ADC_VOL_RIGHT_WIDTH 220 #define SGTL5000_ADC_VOL_RIGHT_WIDTH 4
220 #define SGTL5000_ADC_VOL_LEFT_MASK 221 #define SGTL5000_ADC_VOL_LEFT_MASK 0x000f
221 #define SGTL5000_ADC_VOL_LEFT_SHIFT 222 #define SGTL5000_ADC_VOL_LEFT_SHIFT 0
222 #define SGTL5000_ADC_VOL_LEFT_WIDTH 223 #define SGTL5000_ADC_VOL_LEFT_WIDTH 4
223 224
224 /* 225 /*
225 * SGTL5000_CHIP_ANA_HP_CTRL 226 * SGTL5000_CHIP_ANA_HP_CTRL
226 */ 227 */
227 #define SGTL5000_HP_VOL_RIGHT_MASK 228 #define SGTL5000_HP_VOL_RIGHT_MASK 0x7f00
228 #define SGTL5000_HP_VOL_RIGHT_SHIFT 229 #define SGTL5000_HP_VOL_RIGHT_SHIFT 8
229 #define SGTL5000_HP_VOL_RIGHT_WIDTH 230 #define SGTL5000_HP_VOL_RIGHT_WIDTH 7
230 #define SGTL5000_HP_VOL_LEFT_MASK 231 #define SGTL5000_HP_VOL_LEFT_MASK 0x007f
231 #define SGTL5000_HP_VOL_LEFT_SHIFT 232 #define SGTL5000_HP_VOL_LEFT_SHIFT 0
232 #define SGTL5000_HP_VOL_LEFT_WIDTH 233 #define SGTL5000_HP_VOL_LEFT_WIDTH 7
233 234
234 /* 235 /*
235 * SGTL5000_CHIP_ANA_CTRL 236 * SGTL5000_CHIP_ANA_CTRL
236 */ 237 */
237 #define SGTL5000_CHIP_ANA_CTRL_DEFAULT <<
238 #define SGTL5000_LINE_OUT_MUTE 238 #define SGTL5000_LINE_OUT_MUTE 0x0100
239 #define SGTL5000_HP_SEL_MASK 239 #define SGTL5000_HP_SEL_MASK 0x0040
240 #define SGTL5000_HP_SEL_SHIFT 240 #define SGTL5000_HP_SEL_SHIFT 6
241 #define SGTL5000_HP_SEL_WIDTH 241 #define SGTL5000_HP_SEL_WIDTH 1
242 #define SGTL5000_HP_SEL_DAC 242 #define SGTL5000_HP_SEL_DAC 0x0
243 #define SGTL5000_HP_SEL_LINE_IN 243 #define SGTL5000_HP_SEL_LINE_IN 0x1
244 #define SGTL5000_HP_ZCD_EN 244 #define SGTL5000_HP_ZCD_EN 0x0020
245 #define SGTL5000_HP_MUTE 245 #define SGTL5000_HP_MUTE 0x0010
246 #define SGTL5000_ADC_SEL_MASK 246 #define SGTL5000_ADC_SEL_MASK 0x0004
247 #define SGTL5000_ADC_SEL_SHIFT 247 #define SGTL5000_ADC_SEL_SHIFT 2
248 #define SGTL5000_ADC_SEL_WIDTH 248 #define SGTL5000_ADC_SEL_WIDTH 1
249 #define SGTL5000_ADC_SEL_MIC 249 #define SGTL5000_ADC_SEL_MIC 0x0
250 #define SGTL5000_ADC_SEL_LINE_IN 250 #define SGTL5000_ADC_SEL_LINE_IN 0x1
251 #define SGTL5000_ADC_ZCD_EN 251 #define SGTL5000_ADC_ZCD_EN 0x0002
252 #define SGTL5000_ADC_MUTE 252 #define SGTL5000_ADC_MUTE 0x0001
253 253
254 /* 254 /*
255 * SGTL5000_CHIP_LINREG_CTRL 255 * SGTL5000_CHIP_LINREG_CTRL
256 */ 256 */
257 #define SGTL5000_VDDC_MAN_ASSN_MASK 257 #define SGTL5000_VDDC_MAN_ASSN_MASK 0x0040
258 #define SGTL5000_VDDC_MAN_ASSN_SHIFT 258 #define SGTL5000_VDDC_MAN_ASSN_SHIFT 6
259 #define SGTL5000_VDDC_MAN_ASSN_WIDTH 259 #define SGTL5000_VDDC_MAN_ASSN_WIDTH 1
260 #define SGTL5000_VDDC_MAN_ASSN_VDDA 260 #define SGTL5000_VDDC_MAN_ASSN_VDDA 0x0
261 #define SGTL5000_VDDC_MAN_ASSN_VDDIO 261 #define SGTL5000_VDDC_MAN_ASSN_VDDIO 0x1
262 #define SGTL5000_VDDC_ASSN_OVRD 262 #define SGTL5000_VDDC_ASSN_OVRD 0x0020
263 #define SGTL5000_LINREG_VDDD_MASK 263 #define SGTL5000_LINREG_VDDD_MASK 0x000f
264 #define SGTL5000_LINREG_VDDD_SHIFT 264 #define SGTL5000_LINREG_VDDD_SHIFT 0
265 #define SGTL5000_LINREG_VDDD_WIDTH 265 #define SGTL5000_LINREG_VDDD_WIDTH 4
266 266
267 /* 267 /*
268 * SGTL5000_CHIP_REF_CTRL 268 * SGTL5000_CHIP_REF_CTRL
269 */ 269 */
270 #define SGTL5000_ANA_GND_MASK 270 #define SGTL5000_ANA_GND_MASK 0x01f0
271 #define SGTL5000_ANA_GND_SHIFT 271 #define SGTL5000_ANA_GND_SHIFT 4
272 #define SGTL5000_ANA_GND_WIDTH 272 #define SGTL5000_ANA_GND_WIDTH 5
273 #define SGTL5000_ANA_GND_BASE 273 #define SGTL5000_ANA_GND_BASE 800 /* mv */
274 #define SGTL5000_ANA_GND_STP 274 #define SGTL5000_ANA_GND_STP 25 /*mv */
275 #define SGTL5000_BIAS_CTRL_MASK 275 #define SGTL5000_BIAS_CTRL_MASK 0x000e
276 #define SGTL5000_BIAS_CTRL_SHIFT 276 #define SGTL5000_BIAS_CTRL_SHIFT 1
277 #define SGTL5000_BIAS_CTRL_WIDTH 277 #define SGTL5000_BIAS_CTRL_WIDTH 3
278 #define SGTL5000_SMALL_POP !! 278 #define SGTL5000_SMALL_POP 1
279 279
280 /* 280 /*
281 * SGTL5000_CHIP_MIC_CTRL 281 * SGTL5000_CHIP_MIC_CTRL
282 */ 282 */
283 #define SGTL5000_BIAS_R_MASK 283 #define SGTL5000_BIAS_R_MASK 0x0300
284 #define SGTL5000_BIAS_R_SHIFT 284 #define SGTL5000_BIAS_R_SHIFT 8
285 #define SGTL5000_BIAS_R_WIDTH 285 #define SGTL5000_BIAS_R_WIDTH 2
286 #define SGTL5000_BIAS_R_off 286 #define SGTL5000_BIAS_R_off 0x0
287 #define SGTL5000_BIAS_R_2K 287 #define SGTL5000_BIAS_R_2K 0x1
288 #define SGTL5000_BIAS_R_4k 288 #define SGTL5000_BIAS_R_4k 0x2
289 #define SGTL5000_BIAS_R_8k 289 #define SGTL5000_BIAS_R_8k 0x3
290 #define SGTL5000_BIAS_VOLT_MASK 290 #define SGTL5000_BIAS_VOLT_MASK 0x0070
291 #define SGTL5000_BIAS_VOLT_SHIFT 291 #define SGTL5000_BIAS_VOLT_SHIFT 4
292 #define SGTL5000_BIAS_VOLT_WIDTH 292 #define SGTL5000_BIAS_VOLT_WIDTH 3
293 #define SGTL5000_MIC_GAIN_MASK 293 #define SGTL5000_MIC_GAIN_MASK 0x0003
294 #define SGTL5000_MIC_GAIN_SHIFT 294 #define SGTL5000_MIC_GAIN_SHIFT 0
295 #define SGTL5000_MIC_GAIN_WIDTH 295 #define SGTL5000_MIC_GAIN_WIDTH 2
296 296
297 /* 297 /*
298 * SGTL5000_CHIP_LINE_OUT_CTRL 298 * SGTL5000_CHIP_LINE_OUT_CTRL
299 */ 299 */
300 #define SGTL5000_LINE_OUT_CURRENT_MASK 300 #define SGTL5000_LINE_OUT_CURRENT_MASK 0x0f00
301 #define SGTL5000_LINE_OUT_CURRENT_SHIFT 301 #define SGTL5000_LINE_OUT_CURRENT_SHIFT 8
302 #define SGTL5000_LINE_OUT_CURRENT_WIDTH 302 #define SGTL5000_LINE_OUT_CURRENT_WIDTH 4
303 #define SGTL5000_LINE_OUT_CURRENT_180u 303 #define SGTL5000_LINE_OUT_CURRENT_180u 0x0
304 #define SGTL5000_LINE_OUT_CURRENT_270u 304 #define SGTL5000_LINE_OUT_CURRENT_270u 0x1
305 #define SGTL5000_LINE_OUT_CURRENT_360u 305 #define SGTL5000_LINE_OUT_CURRENT_360u 0x3
306 #define SGTL5000_LINE_OUT_CURRENT_450u 306 #define SGTL5000_LINE_OUT_CURRENT_450u 0x7
307 #define SGTL5000_LINE_OUT_CURRENT_540u 307 #define SGTL5000_LINE_OUT_CURRENT_540u 0xf
308 #define SGTL5000_LINE_OUT_GND_MASK 308 #define SGTL5000_LINE_OUT_GND_MASK 0x003f
309 #define SGTL5000_LINE_OUT_GND_SHIFT 309 #define SGTL5000_LINE_OUT_GND_SHIFT 0
310 #define SGTL5000_LINE_OUT_GND_WIDTH 310 #define SGTL5000_LINE_OUT_GND_WIDTH 6
311 #define SGTL5000_LINE_OUT_GND_BASE 311 #define SGTL5000_LINE_OUT_GND_BASE 800 /* mv */
312 #define SGTL5000_LINE_OUT_GND_STP 312 #define SGTL5000_LINE_OUT_GND_STP 25
313 #define SGTL5000_LINE_OUT_GND_MAX 313 #define SGTL5000_LINE_OUT_GND_MAX 0x23
314 314
315 /* 315 /*
316 * SGTL5000_CHIP_LINE_OUT_VOL 316 * SGTL5000_CHIP_LINE_OUT_VOL
317 */ 317 */
318 #define SGTL5000_LINE_OUT_VOL_RIGHT_MASK 318 #define SGTL5000_LINE_OUT_VOL_RIGHT_MASK 0x1f00
319 #define SGTL5000_LINE_OUT_VOL_RIGHT_SHIFT 319 #define SGTL5000_LINE_OUT_VOL_RIGHT_SHIFT 8
320 #define SGTL5000_LINE_OUT_VOL_RIGHT_WIDTH 320 #define SGTL5000_LINE_OUT_VOL_RIGHT_WIDTH 5
321 #define SGTL5000_LINE_OUT_VOL_LEFT_MASK 321 #define SGTL5000_LINE_OUT_VOL_LEFT_MASK 0x001f
322 #define SGTL5000_LINE_OUT_VOL_LEFT_SHIFT 322 #define SGTL5000_LINE_OUT_VOL_LEFT_SHIFT 0
323 #define SGTL5000_LINE_OUT_VOL_LEFT_WIDTH 323 #define SGTL5000_LINE_OUT_VOL_LEFT_WIDTH 5
324 324
325 /* 325 /*
326 * SGTL5000_CHIP_ANA_POWER 326 * SGTL5000_CHIP_ANA_POWER
327 */ 327 */
328 #define SGTL5000_ANA_POWER_DEFAULT <<
329 #define SGTL5000_DAC_STEREO 328 #define SGTL5000_DAC_STEREO 0x4000
330 #define SGTL5000_LINREG_SIMPLE_POWERUP 329 #define SGTL5000_LINREG_SIMPLE_POWERUP 0x2000
331 #define SGTL5000_STARTUP_POWERUP 330 #define SGTL5000_STARTUP_POWERUP 0x1000
332 #define SGTL5000_VDDC_CHRGPMP_POWERUP 331 #define SGTL5000_VDDC_CHRGPMP_POWERUP 0x0800
333 #define SGTL5000_PLL_POWERUP 332 #define SGTL5000_PLL_POWERUP 0x0400
334 #define SGTL5000_LINEREG_D_POWERUP 333 #define SGTL5000_LINEREG_D_POWERUP 0x0200
335 #define SGTL5000_VCOAMP_POWERUP 334 #define SGTL5000_VCOAMP_POWERUP 0x0100
336 #define SGTL5000_VAG_POWERUP 335 #define SGTL5000_VAG_POWERUP 0x0080
337 #define SGTL5000_ADC_STEREO 336 #define SGTL5000_ADC_STEREO 0x0040
338 #define SGTL5000_REFTOP_POWERUP 337 #define SGTL5000_REFTOP_POWERUP 0x0020
339 #define SGTL5000_HP_POWERUP 338 #define SGTL5000_HP_POWERUP 0x0010
340 #define SGTL5000_DAC_POWERUP 339 #define SGTL5000_DAC_POWERUP 0x0008
341 #define SGTL5000_CAPLESS_HP_POWERUP 340 #define SGTL5000_CAPLESS_HP_POWERUP 0x0004
342 #define SGTL5000_ADC_POWERUP 341 #define SGTL5000_ADC_POWERUP 0x0002
343 #define SGTL5000_LINE_OUT_POWERUP 342 #define SGTL5000_LINE_OUT_POWERUP 0x0001
344 343
345 /* 344 /*
346 * SGTL5000_CHIP_PLL_CTRL 345 * SGTL5000_CHIP_PLL_CTRL
347 */ 346 */
348 #define SGTL5000_PLL_INT_DIV_MASK 347 #define SGTL5000_PLL_INT_DIV_MASK 0xf800
349 #define SGTL5000_PLL_INT_DIV_SHIFT 348 #define SGTL5000_PLL_INT_DIV_SHIFT 11
350 #define SGTL5000_PLL_INT_DIV_WIDTH 349 #define SGTL5000_PLL_INT_DIV_WIDTH 5
351 #define SGTL5000_PLL_FRAC_DIV_MASK 350 #define SGTL5000_PLL_FRAC_DIV_MASK 0x07ff
352 #define SGTL5000_PLL_FRAC_DIV_SHIFT 351 #define SGTL5000_PLL_FRAC_DIV_SHIFT 0
353 #define SGTL5000_PLL_FRAC_DIV_WIDTH 352 #define SGTL5000_PLL_FRAC_DIV_WIDTH 11
354 353
355 /* 354 /*
356 * SGTL5000_CHIP_CLK_TOP_CTRL 355 * SGTL5000_CHIP_CLK_TOP_CTRL
357 */ 356 */
358 #define SGTL5000_INT_OSC_EN 357 #define SGTL5000_INT_OSC_EN 0x0800
359 #define SGTL5000_INPUT_FREQ_DIV2 358 #define SGTL5000_INPUT_FREQ_DIV2 0x0008
360 359
361 /* 360 /*
362 * SGTL5000_CHIP_ANA_STATUS 361 * SGTL5000_CHIP_ANA_STATUS
363 */ 362 */
364 #define SGTL5000_HP_LRSHORT 363 #define SGTL5000_HP_LRSHORT 0x0200
365 #define SGTL5000_CAPLESS_SHORT 364 #define SGTL5000_CAPLESS_SHORT 0x0100
366 #define SGTL5000_PLL_LOCKED 365 #define SGTL5000_PLL_LOCKED 0x0010
367 366
368 /* 367 /*
369 * SGTL5000_CHIP_SHORT_CTRL 368 * SGTL5000_CHIP_SHORT_CTRL
370 */ 369 */
371 #define SGTL5000_LVLADJR_MASK 370 #define SGTL5000_LVLADJR_MASK 0x7000
372 #define SGTL5000_LVLADJR_SHIFT 371 #define SGTL5000_LVLADJR_SHIFT 12
373 #define SGTL5000_LVLADJR_WIDTH 372 #define SGTL5000_LVLADJR_WIDTH 3
374 #define SGTL5000_LVLADJL_MASK 373 #define SGTL5000_LVLADJL_MASK 0x0700
375 #define SGTL5000_LVLADJL_SHIFT 374 #define SGTL5000_LVLADJL_SHIFT 8
376 #define SGTL5000_LVLADJL_WIDTH 375 #define SGTL5000_LVLADJL_WIDTH 3
377 #define SGTL5000_LVLADJC_MASK 376 #define SGTL5000_LVLADJC_MASK 0x0070
378 #define SGTL5000_LVLADJC_SHIFT 377 #define SGTL5000_LVLADJC_SHIFT 4
379 #define SGTL5000_LVLADJC_WIDTH 378 #define SGTL5000_LVLADJC_WIDTH 3
380 #define SGTL5000_LR_SHORT_MOD_MASK 379 #define SGTL5000_LR_SHORT_MOD_MASK 0x000c
381 #define SGTL5000_LR_SHORT_MOD_SHIFT 380 #define SGTL5000_LR_SHORT_MOD_SHIFT 2
382 #define SGTL5000_LR_SHORT_MOD_WIDTH 381 #define SGTL5000_LR_SHORT_MOD_WIDTH 2
383 #define SGTL5000_CM_SHORT_MOD_MASK 382 #define SGTL5000_CM_SHORT_MOD_MASK 0x0003
384 #define SGTL5000_CM_SHORT_MOD_SHIFT 383 #define SGTL5000_CM_SHORT_MOD_SHIFT 0
385 #define SGTL5000_CM_SHORT_MOD_WIDTH 384 #define SGTL5000_CM_SHORT_MOD_WIDTH 2
386 385
387 /* 386 /*
388 *SGTL5000_CHIP_ANA_TEST2 387 *SGTL5000_CHIP_ANA_TEST2
389 */ 388 */
390 #define SGTL5000_MONO_DAC 389 #define SGTL5000_MONO_DAC 0x1000
391 390
392 /* 391 /*
393 * SGTL5000_DAP_CTRL 392 * SGTL5000_DAP_CTRL
394 */ 393 */
395 #define SGTL5000_DAP_MIX_EN 394 #define SGTL5000_DAP_MIX_EN 0x0010
396 #define SGTL5000_DAP_EN 395 #define SGTL5000_DAP_EN 0x0001
397 396
398 #define SGTL5000_SYSCLK 397 #define SGTL5000_SYSCLK 0x00
399 #define SGTL5000_LRCLK 398 #define SGTL5000_LRCLK 0x01
400 <<
401 /* <<
402 * SGTL5000_DAP_AUDIO_EQ <<
403 */ <<
404 #define SGTL5000_DAP_SEL_PEQ <<
405 #define SGTL5000_DAP_SEL_TONE_CTRL <<
406 #define SGTL5000_DAP_SEL_GEQ <<
407 399
408 #endif 400 #endif
409 401
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.