~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/arm/stm32/st,mlahb.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/arm/stm32/st,mlahb.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: STMicroelectronics STM32 ML-AHB interconnect
  8 
  9 maintainers:
 10   - Fabien Dessenne <fabien.dessenne@foss.st.com>
 11   - Arnaud Pouliquen <arnaud.pouliquen@foss.st.com>
 12 
 13 description: |
 14   These bindings describe the STM32 SoCs ML-AHB interconnect bus which connects
 15   a Cortex-M subsystem with dedicated memories. The MCU SRAM and RETRAM memory
 16   parts can be accessed through different addresses (see "RAM aliases" in [1])
 17   using different buses (see [2]): balancing the Cortex-M firmware accesses
 18   among those ports allows to tune the system performance.
 19   [1]: https://www.st.com/resource/en/reference_manual/dm00327659.pdf
 20   [2]: https://wiki.st.com/stm32mpu/wiki/STM32MP15_RAM_mapping
 21 
 22 allOf:
 23   - $ref: /schemas/simple-bus.yaml#
 24 
 25 properties:
 26   compatible:
 27     contains:
 28       enum:
 29         - st,mlahb
 30 
 31   dma-ranges:
 32     description: |
 33       Describe memory addresses translation between the local CPU and the
 34       remote Cortex-M processor. Each memory region, is declared with
 35       3 parameters:
 36       - param 1: device base address (Cortex-M processor address)
 37       - param 2: physical base address (local CPU address)
 38       - param 3: size of the memory region.
 39     maxItems: 3
 40 
 41   '#address-cells':
 42     const: 1
 43 
 44   '#size-cells':
 45     const: 1
 46 
 47 required:
 48   - compatible
 49   - '#address-cells'
 50   - '#size-cells'
 51   - dma-ranges
 52 
 53 unevaluatedProperties: false
 54 
 55 examples:
 56   - |
 57     ahb {
 58       compatible = "st,mlahb", "simple-bus";
 59       #address-cells = <1>;
 60       #size-cells = <1>;
 61       ranges;
 62       dma-ranges = <0x00000000 0x38000000 0x10000>,
 63                    <0x10000000 0x10000000 0x60000>,
 64                    <0x30000000 0x30000000 0x60000>;
 65 
 66       m4_rproc: m4@10000000 {
 67        reg = <0x10000000 0x40000>;
 68       };
 69     };
 70 
 71 ...

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php