~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-ioapic.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/interrupt-controller/intel,ce4100-ioapic.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: Intel I/O Advanced Programmable Interrupt Controller (IO APIC)
  8 
  9 maintainers:
 10   - Rahul Tanwar <rtanwar@maxlinear.com>
 11 
 12 description: |
 13   Intel's Advanced Programmable Interrupt Controller (APIC) is a
 14   family of interrupt controllers. The APIC is a split
 15   architecture design, with a local component (LAPIC) integrated
 16   into the processor itself and an external I/O APIC. Local APIC
 17   (lapic) receives interrupts from the processor's interrupt pins,
 18   from internal sources and from an external I/O APIC (ioapic).
 19   And it sends these to the processor core for handling.
 20   See [1] Chapter 8 for more details.
 21 
 22   Many of the Intel's generic devices like hpet, ioapic, lapic have
 23   the ce4100 name in their compatible property names because they
 24   first appeared in CE4100 SoC.
 25 
 26   This schema defines bindings for I/O APIC interrupt controller.
 27 
 28   [1] https://pdos.csail.mit.edu/6.828/2008/readings/ia32/IA32-3A.pdf
 29 
 30 properties:
 31   compatible:
 32     const: intel,ce4100-ioapic
 33 
 34   reg:
 35     maxItems: 1
 36 
 37   interrupt-controller: true
 38 
 39   '#interrupt-cells':
 40     const: 2
 41 
 42   interrupts:
 43     maxItems: 1
 44 
 45 required:
 46   - compatible
 47   - reg
 48   - interrupt-controller
 49   - '#interrupt-cells'
 50 
 51 additionalProperties: false
 52 
 53 examples:
 54   - |
 55     ioapic1: interrupt-controller@fec00000 {
 56         compatible = "intel,ce4100-ioapic";
 57         reg = <0xfec00000 0x1000>;
 58         interrupt-controller;
 59         #interrupt-cells = <2>;
 60     };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php