~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/interrupt-controller/marvell,mpic.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/interrupt-controller/marvell,mpic.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: Marvell Armada 370, 375, 38x, 39x, XP Interrupt Controller
  8 
  9 maintainers:
 10   - Marek BehĂșn <kabel@kernel.org>
 11 
 12 description: |
 13   The top-level interrupt controller on Marvell Armada 370 and XP. On these
 14   platforms it also provides inter-processor interrupts.
 15 
 16   On Marvell Armada 375, 38x and 39x this controller is wired under ARM GIC.
 17 
 18   Provides MSI handling for the PCIe controllers.
 19 
 20 properties:
 21   compatible:
 22     const: marvell,mpic
 23 
 24   reg:
 25     items:
 26       - description: main registers
 27       - description: per-cpu registers
 28 
 29   interrupts:
 30     items:
 31       - description: |
 32           Parent interrupt on platforms where MPIC is not the top-level
 33           interrupt controller.
 34 
 35   interrupt-controller: true
 36 
 37   '#interrupt-cells':
 38     const: 1
 39 
 40   msi-controller: true
 41 
 42 required:
 43   - compatible
 44   - reg
 45   - interrupt-controller
 46   - '#interrupt-cells'
 47   - msi-controller
 48 
 49 additionalProperties: false
 50 
 51 examples:
 52   - |
 53     #include <dt-bindings/interrupt-controller/arm-gic.h>
 54     #include <dt-bindings/interrupt-controller/irq.h>
 55 
 56     interrupt-controller@20a00 {
 57         compatible = "marvell,mpic";
 58         reg = <0x20a00 0x2d0>, <0x21070 0x58>;
 59         interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
 60         interrupt-controller;
 61         #interrupt-cells = <1>;
 62         msi-controller;
 63     };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php