~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/interrupt-controller/st,spear3xx-shirq.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 * SPEAr Shared IRQ layer (shirq)
  2 
  3 SPEAr3xx architecture includes shared/multiplexed irqs for certain set
  4 of devices. The multiplexor provides a single interrupt to parent
  5 interrupt controller (VIC) on behalf of a group of devices.
  6 
  7 There can be multiple groups available on SPEAr3xx variants but not
  8 exceeding 4. The number of devices in a group can differ, further they
  9 may share same set of status/mask registers spanning across different
 10 bit masks. Also in some cases the group may not have enable or other
 11 registers. This makes software little complex.
 12 
 13 A single node in the device tree is used to describe the shared
 14 interrupt multiplexor (one node for all groups). A group in the
 15 interrupt controller shares config/control registers with other groups.
 16 For example, a 32-bit interrupt enable/disable config register can
 17 accommodate up to 4 interrupt groups.
 18 
 19 Required properties:
 20   - compatible: should be, either of
 21      - "st,spear300-shirq"
 22      - "st,spear310-shirq"
 23      - "st,spear320-shirq"
 24   - interrupt-controller: Identifies the node as an interrupt controller.
 25   - #interrupt-cells: should be <1> which basically contains the offset
 26     (starting from 0) of interrupts for all the groups.
 27   - reg: Base address and size of shirq registers.
 28   - interrupts: The list of interrupts generated by the groups which are
 29     then connected to a parent interrupt controller. Each group is
 30     associated with one of the interrupts, hence number of interrupts (to
 31     parent) is equal to number of groups. The format of the interrupt
 32     specifier depends in the interrupt parent controller.
 33 
 34 Example:
 35 
 36 The following is an example from the SPEAr320 SoC dtsi file.
 37 
 38 shirq: interrupt-controller@b3000000 {
 39         compatible = "st,spear320-shirq";
 40         reg = <0xb3000000 0x1000>;
 41         interrupts = <28 29 30 1>;
 42         #interrupt-cells = <1>;
 43         interrupt-controller;
 44 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php