~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/media/i2c/st,st-mipid02.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/media/i2c/st,st-mipid02.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: STMicroelectronics MIPID02 CSI-2 to PARALLEL bridge
  8 
  9 maintainers:
 10   - Benjamin Mugnier <benjamin.mugnier@foss.st.com>
 11   - Sylvain Petinot <sylvain.petinot@foss.st.com>
 12 
 13 description:
 14   MIPID02 has two CSI-2 input ports, only one of those ports can be
 15   active at a time. Active port input stream will be de-serialized
 16   and its content outputted through PARALLEL output port.
 17   CSI-2 first input port is a dual lane 800Mbps per lane whereas CSI-2
 18   second input port is a single lane 800Mbps. Both ports support clock
 19   and data lane polarity swap. First port also supports data lane swap.
 20   PARALLEL output port has a maximum width of 12 bits.
 21   Supported formats are RAW6, RAW7, RAW8, RAW10, RAW12, RGB565, RGB888,
 22   RGB444, YUV420 8-bit, YUV422 8-bit and YUV420 10-bit.
 23 
 24 properties:
 25   compatible:
 26     const: st,st-mipid02
 27 
 28   reg:
 29     maxItems: 1
 30 
 31   clocks:
 32     maxItems: 1
 33 
 34   clock-names:
 35     const: xclk
 36 
 37   VDDE-supply:
 38     description:
 39       Sensor digital IO supply. Must be 1.8 volts.
 40 
 41   VDDIN-supply:
 42     description:
 43       Sensor internal regulator supply. Must be 1.8 volts.
 44 
 45   reset-gpios:
 46     description:
 47       Reference to the GPIO connected to the xsdn pin, if any.
 48       This is an active low signal to the mipid02.
 49 
 50   ports:
 51     $ref: /schemas/graph.yaml#/properties/ports
 52     properties:
 53       port@0:
 54         $ref: /schemas/graph.yaml#/$defs/port-base
 55         unevaluatedProperties: false
 56         description: CSI-2 first input port
 57         properties:
 58           endpoint:
 59             $ref: /schemas/media/video-interfaces.yaml#
 60             unevaluatedProperties: false
 61 
 62             properties:
 63               data-lanes:
 64                 description:
 65                   Single-lane operation shall be <1> or <2> .
 66                   Dual-lane operation shall be <1 2> or <2 1> .
 67                 minItems: 1
 68                 maxItems: 2
 69 
 70               lane-polarities:
 71                 description:
 72                   Any lane can be inverted or not.
 73                 minItems: 1
 74                 maxItems: 2
 75 
 76             required:
 77               - data-lanes
 78 
 79       port@1:
 80         $ref: /schemas/graph.yaml#/$defs/port-base
 81         unevaluatedProperties: false
 82         description: CSI-2 second input port
 83         properties:
 84           endpoint:
 85             $ref: /schemas/media/video-interfaces.yaml#
 86             unevaluatedProperties: false
 87 
 88             properties:
 89               data-lanes:
 90                 description:
 91                   Single-lane operation shall be <1> or <2> .
 92                 maxItems: 1
 93 
 94               lane-polarities:
 95                 description:
 96                   Any lane can be inverted or not.
 97                 maxItems: 1
 98 
 99             required:
100               - data-lanes
101 
102       port@2:
103         $ref: /schemas/graph.yaml#/$defs/port-base
104         unevaluatedProperties: false
105         description: Output port
106         properties:
107           endpoint:
108             $ref: /schemas/media/video-interfaces.yaml#
109             unevaluatedProperties: false
110 
111             properties:
112               bus-width:
113                 enum: [6, 7, 8, 10, 12]
114 
115             required:
116               - bus-width
117 
118     anyOf:
119       - required:
120           - port@0
121       - required:
122           - port@1
123 
124     required:
125       - port@2
126 
127 additionalProperties: false
128 
129 required:
130   - compatible
131   - reg
132   - clocks
133   - clock-names
134   - VDDE-supply
135   - VDDIN-supply
136   - ports
137 
138 examples:
139   - |
140     i2c {
141         #address-cells = <1>;
142         #size-cells = <0>;
143         mipid02: csi2rx@14 {
144             compatible = "st,st-mipid02";
145             reg = <0x14>;
146             clocks = <&clk_ext_camera_12>;
147             clock-names = "xclk";
148             VDDE-supply = <&vdd>;
149             VDDIN-supply = <&vdd>;
150             ports {
151                 #address-cells = <1>;
152                 #size-cells = <0>;
153                 port@0 {
154                     reg = <0>;
155 
156                     ep0: endpoint {
157                         data-lanes = <1 2>;
158                         remote-endpoint = <&mipi_csi2_in>;
159                     };
160                 };
161                 port@2 {
162                     reg = <2>;
163 
164                     ep2: endpoint {
165                         bus-width = <8>;
166                         hsync-active = <0>;
167                         vsync-active = <0>;
168                         remote-endpoint = <&parallel_out>;
169                     };
170                 };
171             };
172         };
173     };
174 
175 ...

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php