~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/mtd/cadence-nand-controller.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 * Cadence NAND controller
  2 
  3 Required properties:
  4   - compatible : "cdns,hp-nfc"
  5   - reg : Contains two entries, each of which is a tuple consisting of a
  6           physical address and length. The first entry is the address and
  7           length of the controller register set. The second entry is the
  8           address and length of the Slave DMA data port.
  9   - reg-names: should contain "reg" and "sdma"
 10   - #address-cells: should be 1. The cell encodes the chip select connection.
 11   - #size-cells : should be 0.
 12   - interrupts : The interrupt number.
 13   - clocks: phandle of the controller core clock (nf_clk).
 14 
 15 Optional properties:
 16   - dmas: shall reference DMA channel associated to the NAND controller
 17   - cdns,board-delay-ps : Estimated Board delay. The value includes the total
 18     round trip delay for the signals and is used for deciding on values
 19     associated with data read capture. The example formula for SDR mode is
 20     the following:
 21     board delay = RE#PAD delay + PCB trace to device + PCB trace from device
 22     + DQ PAD delay
 23 
 24 Child nodes represent the available NAND chips.
 25 
 26 Required properties of NAND chips:
 27   - reg: shall contain the native Chip Select ids from 0 to max supported by
 28     the cadence nand flash controller
 29 
 30 See Documentation/devicetree/bindings/mtd/nand-controller.yaml for more details on
 31 generic bindings.
 32 
 33 Example:
 34 
 35 nand_controller: nand-controller@60000000 {
 36           compatible = "cdns,hp-nfc";
 37           #address-cells = <1>;
 38           #size-cells = <0>;
 39           reg = <0x60000000 0x10000>, <0x80000000 0x10000>;
 40           reg-names = "reg", "sdma";
 41           clocks = <&nf_clk>;
 42           cdns,board-delay-ps = <4830>;
 43           interrupts = <2 0>;
 44           nand@0 {
 45               reg = <0>;
 46               label = "nand-1";
 47           };
 48           nand@1 {
 49               reg = <1>;
 50               label = "nand-2";
 51           };
 52 
 53 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php