~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: Mixel LVDS PHY for Freescale i.MX8qm SoC
  8 
  9 maintainers:
 10   - Liu Ying <victor.liu@nxp.com>
 11 
 12 description: |
 13   The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
 14   It converts two groups of four 7/10 bits of CMOS data into two
 15   groups of four data lanes of LVDS data streams. A phase-locked
 16   transmit clock is transmitted in parallel with each group of
 17   data streams over a fifth LVDS link. Every cycle of the transmit
 18   clock, 56/80 bits of input data are sampled and transmitted
 19   through the two groups of LVDS data streams. Together with the
 20   transmit clocks, the two groups of LVDS data streams form two
 21   LVDS channels.
 22 
 23   The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
 24   by Control and Status Registers(CSR) module in the SoC. The CSR
 25   module, as a system controller, contains the PHY's registers.
 26 
 27 properties:
 28   compatible:
 29     enum:
 30       - fsl,imx8qm-lvds-phy
 31       - mixel,28fdsoi-lvds-1250-8ch-tx-pll
 32 
 33   "#phy-cells":
 34     const: 1
 35     description: |
 36       Cell allows setting the LVDS channel index of the PHY.
 37       Index 0 is for LVDS channel0 and index 1 is for LVDS channel1.
 38 
 39   clocks:
 40     maxItems: 1
 41 
 42   power-domains:
 43     maxItems: 1
 44 
 45 required:
 46   - compatible
 47   - "#phy-cells"
 48   - clocks
 49   - power-domains
 50 
 51 additionalProperties: false
 52 
 53 examples:
 54   - |
 55     #include <dt-bindings/firmware/imx/rsrc.h>
 56     phy {
 57         compatible = "fsl,imx8qm-lvds-phy";
 58         #phy-cells = <1>;
 59         clocks = <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_PHY>;
 60         power-domains = <&pd IMX_SC_R_LVDS_0>;
 61     };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php