~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 * ROCKCHIP type-c PHY
  2 ---------------------
  3 
  4 Required properties:
  5  - compatible : must be "rockchip,rk3399-typec-phy"
  6  - reg: Address and length of the usb phy control register set
  7  - rockchip,grf : phandle to the syscon managing the "general
  8    register files"
  9  - clocks : phandle + clock specifier for the phy clocks
 10  - clock-names : string, clock name, must be "tcpdcore", "tcpdphy-ref";
 11  - assigned-clocks: main clock, should be <&cru SCLK_UPHY0_TCPDCORE> or
 12                     <&cru SCLK_UPHY1_TCPDCORE>;
 13  - assigned-clock-rates : the phy core clk frequency, shall be: 50000000
 14  - resets : a list of phandle + reset specifier pairs
 15  - reset-names : string reset name, must be:
 16                  "uphy", "uphy-pipe", "uphy-tcphy"
 17 
 18 Optional properties:
 19  - extcon : extcon specifier for the Power Delivery
 20 
 21 Required nodes : a sub-node is required for each port the phy provides.
 22                  The sub-node name is used to identify dp or usb3 port,
 23                  and shall be the following entries:
 24         * "dp-port" : the name of DP port.
 25         * "usb3-port" : the name of USB3 port.
 26 
 27 Required properties (port (child) node):
 28 - #phy-cells : must be 0, See ./phy-bindings.txt for details.
 29 
 30 Deprecated properties, do not use in new device tree sources, these
 31 properties are determined by the compatible value:
 32  - rockchip,typec-conn-dir
 33  - rockchip,usb3tousb2-en
 34  - rockchip,external-psm
 35  - rockchip,pipe-status
 36 
 37 Example:
 38         tcphy0: phy@ff7c0000 {
 39                 compatible = "rockchip,rk3399-typec-phy";
 40                 reg = <0x0 0xff7c0000 0x0 0x40000>;
 41                 rockchip,grf = <&grf>;
 42                 extcon = <&fusb0>;
 43                 clocks = <&cru SCLK_UPHY0_TCPDCORE>,
 44                          <&cru SCLK_UPHY0_TCPDPHY_REF>;
 45                 clock-names = "tcpdcore", "tcpdphy-ref";
 46                 assigned-clocks = <&cru SCLK_UPHY0_TCPDCORE>;
 47                 assigned-clock-rates = <50000000>;
 48                 resets = <&cru SRST_UPHY0>,
 49                          <&cru SRST_UPHY0_PIPE_L00>,
 50                          <&cru SRST_P_UPHY0_TCPHY>;
 51                 reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
 52 
 53                 tcphy0_dp: dp-port {
 54                         #phy-cells = <0>;
 55                 };
 56 
 57                 tcphy0_usb3: usb3-port {
 58                         #phy-cells = <0>;
 59                 };
 60         };
 61 
 62         tcphy1: phy@ff800000 {
 63                 compatible = "rockchip,rk3399-typec-phy";
 64                 reg = <0x0 0xff800000 0x0 0x40000>;
 65                 rockchip,grf = <&grf>;
 66                 extcon = <&fusb1>;
 67                 clocks = <&cru SCLK_UPHY1_TCPDCORE>,
 68                          <&cru SCLK_UPHY1_TCPDPHY_REF>;
 69                 clock-names = "tcpdcore", "tcpdphy-ref";
 70                 assigned-clocks = <&cru SCLK_UPHY1_TCPDCORE>;
 71                 assigned-clock-rates = <50000000>;
 72                 resets = <&cru SRST_UPHY1>,
 73                          <&cru SRST_UPHY1_PIPE_L00>,
 74                          <&cru SRST_P_UPHY1_TCPHY>;
 75                 reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
 76 
 77                 tcphy1_dp: dp-port {
 78                         #phy-cells = <0>;
 79                 };
 80 
 81                 tcphy1_usb3: usb3-port {
 82                         #phy-cells = <0>;
 83                 };
 84         };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php