~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/phy/xlnx,zynqmp-psgtr.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: Xilinx ZynqMP Gigabit Transceiver PHY
  8 
  9 maintainers:
 10   - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
 11 
 12 description: |
 13   This binding describes the Xilinx ZynqMP Gigabit Transceiver (GTR) PHY. The
 14   GTR provides four lanes and is used by USB, SATA, PCIE, Display port and
 15   Ethernet SGMII controllers.
 16 
 17 properties:
 18   "#phy-cells":
 19     const: 4
 20     description: |
 21       The cells contain the following arguments.
 22 
 23       - description: The GTR lane
 24         minimum: 0
 25         maximum: 3
 26       - description: The PHY type
 27         enum:
 28           - PHY_TYPE_DP
 29           - PHY_TYPE_PCIE
 30           - PHY_TYPE_SATA
 31           - PHY_TYPE_SGMII
 32           - PHY_TYPE_USB3
 33       - description: The PHY instance
 34         minimum: 0
 35         maximum: 1 # for DP, SATA or USB
 36         maximum: 3 # for PCIE or SGMII
 37       - description: The reference clock number
 38         minimum: 0
 39         maximum: 3
 40 
 41   compatible:
 42     enum:
 43       - xlnx,zynqmp-psgtr-v1.1
 44       - xlnx,zynqmp-psgtr
 45 
 46   clocks:
 47     minItems: 1
 48     maxItems: 4
 49     description: |
 50       Clock for each PS_MGTREFCLK[0-3] reference clock input. Unconnected
 51       inputs shall not have an entry.
 52 
 53   clock-names:
 54     minItems: 1
 55     maxItems: 4
 56     items:
 57       pattern: "^ref[0-3]$"
 58 
 59   reg:
 60     items:
 61       - description: SERDES registers block
 62       - description: SIOU registers block
 63 
 64   reg-names:
 65     items:
 66       - const: serdes
 67       - const: siou
 68 
 69   xlnx,tx-termination-fix:
 70     description: |
 71       Include this for fixing functional issue with the TX termination
 72       resistance in GT, which can be out of spec for the XCZU9EG silicon
 73       version.
 74     type: boolean
 75 
 76 required:
 77   - "#phy-cells"
 78   - compatible
 79   - reg
 80   - reg-names
 81 
 82 if:
 83   properties:
 84     compatible:
 85       const: xlnx,zynqmp-psgtr-v1.1
 86 
 87 then:
 88   properties:
 89     xlnx,tx-termination-fix: false
 90 
 91 additionalProperties: false
 92 
 93 examples:
 94   - |
 95     phy: phy@fd400000 {
 96         compatible = "xlnx,zynqmp-psgtr-v1.1";
 97         reg = <0xfd400000 0x40000>,
 98               <0xfd3d0000 0x1000>;
 99         reg-names = "serdes", "siou";
100         clocks = <&refclks 3>, <&refclks 2>, <&refclks 0>;
101         clock-names = "ref1", "ref2", "ref3";
102         #phy-cells = <4>;
103     };
104 
105 ...

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php