~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/reset/intel,rcu-gw.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/reset/intel,rcu-gw.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: System Reset Controller on Intel Gateway SoCs
  8 
  9 maintainers:
 10   - Dilip Kota <eswara.kota@linux.intel.com>
 11 
 12 properties:
 13   compatible:
 14     enum:
 15       - intel,rcu-lgm
 16       - intel,rcu-xrx200
 17 
 18   reg:
 19     description: Reset controller registers.
 20     maxItems: 1
 21 
 22   intel,global-reset:
 23     description: Global reset register offset and bit offset.
 24     $ref: /schemas/types.yaml#/definitions/uint32-array
 25     items:
 26       - description: Register offset
 27       - description: Register bit offset
 28         minimum: 0
 29         maximum: 31
 30 
 31   "#reset-cells":
 32     minimum: 2
 33     maximum: 3
 34     description: |
 35       First cell is reset request register offset.
 36       Second cell is bit offset in reset request register.
 37       Third cell is bit offset in reset status register.
 38       For LGM SoC, reset cell count is 2 as bit offset in
 39       reset request and reset status registers is same. Whereas
 40       3 for legacy SoCs as bit offset differs.
 41 
 42 required:
 43   - compatible
 44   - reg
 45   - intel,global-reset
 46   - "#reset-cells"
 47 
 48 additionalProperties: false
 49 
 50 examples:
 51   - |
 52     rcu0: reset-controller@e0000000 {
 53         compatible = "intel,rcu-lgm";
 54         reg = <0xe0000000 0x20000>;
 55         intel,global-reset = <0x10 30>;
 56         #reset-cells = <2>;
 57     };
 58 
 59     pwm: pwm@e0d00000 {
 60         compatible = "intel,lgm-pwm";
 61         reg = <0xe0d00000 0x30>;
 62         clocks = <&cgu0 1>;
 63         #pwm-cells = <2>;
 64         resets = <&rcu0 0x30 21>;
 65     };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php