~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/Documentation/devicetree/bindings/timer/sifive,clint.yaml

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
  2 %YAML 1.2
  3 ---
  4 $id: http://devicetree.org/schemas/timer/sifive,clint.yaml#
  5 $schema: http://devicetree.org/meta-schemas/core.yaml#
  6 
  7 title: SiFive Core Local Interruptor
  8 
  9 maintainers:
 10   - Palmer Dabbelt <palmer@dabbelt.com>
 11   - Anup Patel <anup.patel@wdc.com>
 12 
 13 description:
 14   SiFive (and other RISC-V) SOCs include an implementation of the SiFive
 15   Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor
 16   interrupts. It directly connects to the timer and inter-processor interrupt
 17   lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local
 18   interrupt controller is the parent interrupt controller for CLINT device.
 19   The clock frequency of CLINT is specified via "timebase-frequency" DT
 20   property of "/cpus" DT node. The "timebase-frequency" DT property is
 21   described in Documentation/devicetree/bindings/riscv/cpus.yaml
 22 
 23   T-Head C906/C910 CPU cores include an implementation of CLINT too, however
 24   their implementation lacks a memory-mapped MTIME register, thus not
 25   compatible with SiFive ones.
 26 
 27 properties:
 28   compatible:
 29     oneOf:
 30       - items:
 31           - enum:
 32               - canaan,k210-clint       # Canaan Kendryte K210
 33               - sifive,fu540-c000-clint # SiFive FU540
 34               - starfive,jh7100-clint   # StarFive JH7100
 35               - starfive,jh7110-clint   # StarFive JH7110
 36               - starfive,jh8100-clint   # StarFive JH8100
 37           - const: sifive,clint0        # SiFive CLINT v0 IP block
 38       - items:
 39           - enum:
 40               - allwinner,sun20i-d1-clint
 41               - sophgo,cv1800b-clint
 42               - sophgo,cv1812h-clint
 43               - sophgo,sg2002-clint
 44               - thead,th1520-clint
 45           - const: thead,c900-clint
 46       - items:
 47           - const: sifive,clint0
 48           - const: riscv,clint0
 49         deprecated: true
 50         description: For the QEMU virt machine only
 51 
 52     description:
 53       Should be "<vendor>,<chip>-clint", followed by "sifive,clint<version>"
 54       when compatible with a SiFive CLINT.  Please refer to
 55       sifive-blocks-ip-versioning.txt for details regarding the latter.
 56 
 57   reg:
 58     maxItems: 1
 59 
 60   interrupts-extended:
 61     minItems: 1
 62     maxItems: 4095
 63 
 64 additionalProperties: false
 65 
 66 required:
 67   - compatible
 68   - reg
 69   - interrupts-extended
 70 
 71 examples:
 72   - |
 73     timer@2000000 {
 74       compatible = "sifive,fu540-c000-clint", "sifive,clint0";
 75       interrupts-extended = <&cpu1intc 3>, <&cpu1intc 7>,
 76                             <&cpu2intc 3>, <&cpu2intc 7>,
 77                             <&cpu3intc 3>, <&cpu3intc 7>,
 78                             <&cpu4intc 3>, <&cpu4intc 7>;
 79        reg = <0x2000000 0x10000>;
 80     };
 81 ...

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php