~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/marvell/armada-388-rd.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2 /*
  3  * Device Tree file for Marvell Armada 388 Reference Design board
  4  * (RD-88F6820-AP)
  5  *
  6  *  Copyright (C) 2014 Marvell
  7  *
  8  * Gregory CLEMENT <gregory.clement@free-electrons.com>
  9  * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 10  */
 11 
 12 /dts-v1/;
 13 #include "armada-388.dtsi"
 14 
 15 / {
 16         model = "Marvell Armada 385 Reference Design";
 17         compatible = "marvell,a385-rd", "marvell,armada388",
 18                 "marvell,armada385","marvell,armada380";
 19 
 20         chosen {
 21                 stdout-path = "serial0:115200n8";
 22         };
 23 
 24         memory {
 25                 device_type = "memory";
 26                 reg = <0x00000000 0x10000000>; /* 256 MB */
 27         };
 28 
 29         soc {
 30                 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
 31                           MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000
 32                           MBUS_ID(0x09, 0x19) 0 0xf1100000 0x10000
 33                           MBUS_ID(0x09, 0x15) 0 0xf1110000 0x10000>;
 34 
 35                 internal-regs {
 36                         i2c@11000 {
 37                                 status = "okay";
 38                                 clock-frequency = <100000>;
 39                         };
 40 
 41                         sdhci@d8000 {
 42                                 pinctrl-names = "default";
 43                                 pinctrl-0 = <&sdhci_pins>;
 44                                 broken-cd;
 45                                 no-1-8-v;
 46                                 wp-inverted;
 47                                 bus-width = <8>;
 48                                 status = "okay";
 49                         };
 50 
 51                         serial@12000 {
 52                                 status = "okay";
 53                         };
 54 
 55                         ethernet@30000 {
 56                                 status = "okay";
 57                                 phy = <&phy0>;
 58                                 phy-mode = "rgmii-id";
 59                         };
 60 
 61                         ethernet@70000 {
 62                                 status = "okay";
 63                                 phy = <&phy1>;
 64                                 phy-mode = "rgmii-id";
 65                         };
 66 
 67 
 68                         mdio@72004 {
 69                                 phy0: ethernet-phy@0 {
 70                                         reg = <0>;
 71                                 };
 72 
 73                                 phy1: ethernet-phy@1 {
 74                                         reg = <1>;
 75                                 };
 76                         };
 77 
 78                         usb3@f0000 {
 79                                 status = "okay";
 80                         };
 81                 };
 82 
 83                 pcie {
 84                         status = "okay";
 85                         /*
 86                          * One PCIe units is accessible through
 87                          * standard PCIe slot on the board.
 88                          */
 89                         pcie@1,0 {
 90                                 /* Port 0, Lane 0 */
 91                                 status = "okay";
 92                         };
 93                 };
 94         };
 95 };
 96 
 97 &spi0 {
 98         status = "okay";
 99 
100         flash@0 {
101                 #address-cells = <1>;
102                 #size-cells = <1>;
103                 compatible = "st,m25p128", "jedec,spi-nor";
104                 reg = <0>; /* Chip select 0 */
105                 spi-max-frequency = <108000000>;
106         };
107 };
108 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php