~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/marvell/armada-395-gp.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2 /*
  3  * Device Tree file for Marvell Armada 395 GP board
  4  *
  5  * Copyright (C) 2016 Marvell
  6  *
  7  * Grzegorz Jaszczyk <jaz@semihalf.com>
  8  */
  9 
 10 /dts-v1/;
 11 #include "armada-395.dtsi"
 12 
 13 / {
 14         model = "Marvell Armada 395 GP Board";
 15         compatible = "marvell,a395-gp", "marvell,armada395",
 16                      "marvell,armada390";
 17 
 18         chosen {
 19                 stdout-path = "serial0:115200n8";
 20         };
 21 
 22         memory {
 23                 device_type = "memory";
 24                 reg = <0x00000000 0x40000000>; /* 1 GB */
 25         };
 26 
 27         soc {
 28                 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000
 29                           MBUS_ID(0x01, 0x1d) 0 0xfff00000 0x100000>;
 30 
 31                 internal-regs {
 32                         i2c@11000 {
 33                                 status = "okay";
 34                                 clock-frequency = <100000>;
 35 
 36                                 eeprom@57 {
 37                                         compatible = "atmel,24c64";
 38                                         reg = <0x57>;
 39                                 };
 40                         };
 41 
 42                         serial@12000 {
 43                                 /*
 44                                  * Exported on the micro USB connector CON17
 45                                  * through an FTDI
 46                                  */
 47                                 status = "okay";
 48                         };
 49 
 50                         /* CON1 */
 51                         usb@58000 {
 52                                 status = "okay";
 53                         };
 54 
 55                         /* CON2 */
 56                         sata@a8000 {
 57                                 status = "okay";
 58                         };
 59 
 60                         /* CON18 */
 61                         sdhci@d8000 {
 62                                 clock-frequency = <200000000>;
 63                                 broken-cd;
 64                                 wp-inverted;
 65                                 bus-width = <8>;
 66                                 status = "okay";
 67                                 no-1-8-v;
 68                         };
 69 
 70                         /* CON4 */
 71                         usb3@f0000 {
 72                                 status = "okay";
 73                         };
 74                 };
 75 
 76                 pcie {
 77                         status = "okay";
 78 
 79                         /*
 80                          * The two PCIe units are accessible through
 81                          * mini PCIe slot on the board.
 82                          */
 83 
 84                         /* CON7 */
 85                         pcie@2,0 {
 86                                 /* Port 1, Lane 0 */
 87                                 status = "okay";
 88                         };
 89 
 90                         /* CON8 */
 91                         pcie@4,0 {
 92                                 /* Port 3, Lane 0 */
 93                                 status = "okay";
 94                         };
 95                 };
 96         };
 97 };
 98 
 99 &nand_controller {
100         status = "okay";
101         pinctrl-0 = <&nand_pins>;
102         pinctrl-names = "default";
103 
104         nand@0 {
105                 reg = <0>;
106                 label = "pxa3xx_nand-0";
107                 nand-rb = <0>;
108                 marvell,nand-keep-config;
109                 nand-on-flash-bbt;
110                 nand-ecc-strength = <4>;
111                 nand-ecc-step-size = <512>;
112 
113                 partitions {
114                         compatible = "fixed-partitions";
115                         #address-cells = <1>;
116                         #size-cells = <1>;
117 
118                         partition@0 {
119                                 label = "U-Boot";
120                                 reg = <0x00000000 0x00600000>;
121                                 read-only;
122                         };
123 
124                         partition@800000 {
125                                 label = "uImage";
126                                 reg = <0x00600000 0x00400000>;
127                                 read-only;
128                         };
129 
130                         partition@1000000 {
131                                 label = "Root";
132                                 reg = <0x00a00000 0x3f600000>;
133                         };
134                 };
135         };
136 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php