~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/mediatek/mt6592.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0
  2 /*
  3  * Copyright (c) 2014 MediaTek Inc.
  4  * Author: Howard Chen <ibanezchen@gmail.com>
  5  *
  6  */
  7 
  8 #include <dt-bindings/interrupt-controller/irq.h>
  9 #include <dt-bindings/interrupt-controller/arm-gic.h>
 10 
 11 / {
 12         #address-cells = <1>;
 13         #size-cells = <1>;
 14         compatible = "mediatek,mt6592";
 15         interrupt-parent = <&sysirq>;
 16 
 17         cpus {
 18                 #address-cells = <1>;
 19                 #size-cells = <0>;
 20 
 21                 cpu@0 {
 22                         device_type = "cpu";
 23                         compatible = "arm,cortex-a7";
 24                         reg = <0x0>;
 25                 };
 26                 cpu@1 {
 27                         device_type = "cpu";
 28                         compatible = "arm,cortex-a7";
 29                         reg = <0x1>;
 30                 };
 31                 cpu@2 {
 32                         device_type = "cpu";
 33                         compatible = "arm,cortex-a7";
 34                         reg = <0x2>;
 35                 };
 36                 cpu@3 {
 37                         device_type = "cpu";
 38                         compatible = "arm,cortex-a7";
 39                         reg = <0x3>;
 40                 };
 41                 cpu@4 {
 42                         device_type = "cpu";
 43                         compatible = "arm,cortex-a7";
 44                         reg = <0x4>;
 45                 };
 46                 cpu@5 {
 47                         device_type = "cpu";
 48                         compatible = "arm,cortex-a7";
 49                         reg = <0x5>;
 50                 };
 51                 cpu@6 {
 52                         device_type = "cpu";
 53                         compatible = "arm,cortex-a7";
 54                         reg = <0x6>;
 55                 };
 56                 cpu@7 {
 57                         device_type = "cpu";
 58                         compatible = "arm,cortex-a7";
 59                         reg = <0x7>;
 60                 };
 61         };
 62 
 63         system_clk: dummy13m {
 64                 compatible = "fixed-clock";
 65                 clock-frequency = <13000000>;
 66                 #clock-cells = <0>;
 67         };
 68 
 69         rtc_clk: dummy32k {
 70                 compatible = "fixed-clock";
 71                 clock-frequency = <32000>;
 72                 #clock-cells = <0>;
 73         };
 74 
 75         uart_clk: dummy26m {
 76                 compatible = "fixed-clock";
 77                 clock-frequency = <26000000>;
 78                 #clock-cells = <0>;
 79         };
 80 
 81         timer: timer@10008000 {
 82                 compatible = "mediatek,mt6577-timer";
 83                 reg = <0x10008000 0x80>;
 84                 interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_LOW>;
 85                 clocks = <&system_clk>, <&rtc_clk>;
 86                 clock-names = "system-clk", "rtc-clk";
 87         };
 88 
 89         sysirq: interrupt-controller@10200220 {
 90                 compatible = "mediatek,mt6592-sysirq", "mediatek,mt6577-sysirq";
 91                 interrupt-controller;
 92                 #interrupt-cells = <3>;
 93                 interrupt-parent = <&gic>;
 94                 reg = <0x10200220 0x1c>;
 95         };
 96 
 97         gic: interrupt-controller@10211000 {
 98                 compatible = "arm,cortex-a7-gic";
 99                 interrupt-controller;
100                 #interrupt-cells = <3>;
101                 interrupt-parent = <&gic>;
102                 reg = <0x10211000 0x1000>,
103                       <0x10212000 0x1000>;
104         };
105 
106         uart0: serial@11002000 {
107                 compatible = "mediatek,mt6577-uart";
108                 reg = <0x11002000 0x400>;
109                 interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>;
110                 clocks = <&uart_clk>;
111                 status = "disabled";
112         };
113 
114         uart1: serial@11003000 {
115                 compatible = "mediatek,mt6577-uart";
116                 reg = <0x11003000 0x400>;
117                 interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>;
118                 clocks = <&uart_clk>;
119                 status = "disabled";
120         };
121 
122         uart2: serial@11004000 {
123                 compatible = "mediatek,mt6577-uart";
124                 reg = <0x11004000 0x400>;
125                 interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>;
126                 clocks = <&uart_clk>;
127                 status = "disabled";
128         };
129 
130         uart3: serial@11005000 {
131                 compatible = "mediatek,mt6577-uart";
132                 reg = <0x11005000 0x400>;
133                 interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>;
134                 clocks = <&uart_clk>;
135                 status = "disabled";
136         };
137 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php