~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/nxp/imx/imx53-tqma53.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0-or-later
  2 /*
  3  * Copyright 2012 Sascha Hauer <s.hauer@pengutronix.de>, Pengutronix
  4  * Copyright 2012 Steffen Trumtrar <s.trumtrar@pengutronix.de>, Pengutronix
  5  */
  6 
  7 #include "imx53.dtsi"
  8 
  9 / {
 10         model = "TQ TQMa53";
 11         compatible = "tq,tqma53", "fsl,imx53";
 12 
 13         memory@70000000 {
 14                 device_type = "memory";
 15                 reg = <0x70000000 0x40000000>; /* Up to 1GiB */
 16         };
 17 
 18         reg_3p3v: regulator-3p3v {
 19                 compatible = "regulator-fixed";
 20                 regulator-name = "3P3V";
 21                 regulator-min-microvolt = <3300000>;
 22                 regulator-max-microvolt = <3300000>;
 23                 regulator-always-on;
 24         };
 25 };
 26 
 27 &esdhc2 {
 28         pinctrl-names = "default";
 29         pinctrl-0 = <&pinctrl_esdhc2>,
 30                     <&pinctrl_esdhc2_cdwp>;
 31         vmmc-supply = <&reg_3p3v>;
 32         wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
 33         cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
 34         status = "disabled";
 35 };
 36 
 37 &uart3 {
 38         pinctrl-names = "default";
 39         pinctrl-0 = <&pinctrl_uart3>;
 40         status = "disabled";
 41 };
 42 
 43 &ecspi1 {
 44         pinctrl-names = "default";
 45         pinctrl-0 = <&pinctrl_ecspi1>;
 46         cs-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>, <&gpio3 19 GPIO_ACTIVE_LOW>,
 47                    <&gpio3 24 GPIO_ACTIVE_LOW>, <&gpio3 25 GPIO_ACTIVE_LOW>;
 48         status = "disabled";
 49 };
 50 
 51 &esdhc3 { /* EMMC */
 52         pinctrl-names = "default";
 53         pinctrl-0 = <&pinctrl_esdhc3>;
 54         vmmc-supply = <&reg_3p3v>;
 55         non-removable;
 56         bus-width = <8>;
 57         status = "okay";
 58 };
 59 
 60 &iomuxc {
 61         pinctrl-names = "default";
 62         pinctrl-0 = <&pinctrl_hog>;
 63 
 64         imx53-tqma53 {
 65                 pinctrl_hog: hoggrp {
 66                         fsl,pins = <
 67                                  MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK 0x80000000 /* SSI_MCLK */
 68                                  MX53_PAD_PATA_DA_1__GPIO7_7     0x80000000 /* LCD_BLT_EN */
 69                                  MX53_PAD_PATA_DA_2__GPIO7_8     0x80000000 /* LCD_RESET */
 70                                  MX53_PAD_PATA_DATA5__GPIO2_5    0x80000000 /* LCD_POWER */
 71                                  MX53_PAD_PATA_DATA6__GPIO2_6    0x80000000 /* PMIC_INT */
 72                                  MX53_PAD_PATA_DATA14__GPIO2_14  0x80000000 /* CSI_RST */
 73                                  MX53_PAD_PATA_DATA15__GPIO2_15  0x80000000 /* CSI_PWDN */
 74                                  MX53_PAD_GPIO_19__GPIO4_5       0x80000000 /* #SYSTEM_DOWN */
 75                                  MX53_PAD_GPIO_3__GPIO1_3        0x80000000
 76                                  MX53_PAD_PATA_DA_0__GPIO7_6     0x80000000 /* #PHY_RESET */
 77                                  MX53_PAD_GPIO_1__PWM2_PWMO      0x80000000 /* LCD_CONTRAST */
 78                         >;
 79                 };
 80 
 81                 pinctrl_audmux: audmuxgrp {
 82                         fsl,pins = <
 83                                 MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC      0x80000000
 84                                 MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD      0x80000000
 85                                 MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS     0x80000000
 86                                 MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD      0x80000000
 87                         >;
 88                 };
 89 
 90                 pinctrl_can1: can1grp {
 91                         fsl,pins = <
 92                                 MX53_PAD_KEY_COL2__CAN1_TXCAN           0x80000000
 93                                 MX53_PAD_KEY_ROW2__CAN1_RXCAN           0x80000000
 94                         >;
 95                 };
 96 
 97                 pinctrl_can2: can2grp {
 98                         fsl,pins = <
 99                                 MX53_PAD_KEY_COL4__CAN2_TXCAN           0x80000000
100                                 MX53_PAD_KEY_ROW4__CAN2_RXCAN           0x80000000
101                         >;
102                 };
103 
104                 pinctrl_cspi: cspigrp {
105                         fsl,pins = <
106                                 MX53_PAD_SD1_DATA0__CSPI_MISO           0x1d5
107                                 MX53_PAD_SD1_CMD__CSPI_MOSI             0x1d5
108                                 MX53_PAD_SD1_CLK__CSPI_SCLK             0x1d5
109                         >;
110                 };
111 
112                 pinctrl_ecspi1: ecspi1grp {
113                         fsl,pins = <
114                                 MX53_PAD_EIM_D16__ECSPI1_SCLK           0x80000000
115                                 MX53_PAD_EIM_D17__ECSPI1_MISO           0x80000000
116                                 MX53_PAD_EIM_D18__ECSPI1_MOSI           0x80000000
117                         >;
118                 };
119 
120                 pinctrl_esdhc2: esdhc2grp {
121                         fsl,pins = <
122                                 MX53_PAD_SD2_CMD__ESDHC2_CMD            0x1d5
123                                 MX53_PAD_SD2_CLK__ESDHC2_CLK            0x1d5
124                                 MX53_PAD_SD2_DATA0__ESDHC2_DAT0         0x1d5
125                                 MX53_PAD_SD2_DATA1__ESDHC2_DAT1         0x1d5
126                                 MX53_PAD_SD2_DATA2__ESDHC2_DAT2         0x1d5
127                                 MX53_PAD_SD2_DATA3__ESDHC2_DAT3         0x1d5
128                         >;
129                 };
130 
131                 pinctrl_esdhc2_cdwp: esdhc2cdwp {
132                         fsl,pins = <
133                                 MX53_PAD_GPIO_4__GPIO1_4        0x80000000 /* SD2_CD */
134                                 MX53_PAD_GPIO_2__GPIO1_2        0x80000000 /* SD2_WP */
135                         >;
136                 };
137 
138                 pinctrl_esdhc3: esdhc3grp {
139                         fsl,pins = <
140                                 MX53_PAD_PATA_DATA8__ESDHC3_DAT0        0x1d5
141                                 MX53_PAD_PATA_DATA9__ESDHC3_DAT1        0x1d5
142                                 MX53_PAD_PATA_DATA10__ESDHC3_DAT2       0x1d5
143                                 MX53_PAD_PATA_DATA11__ESDHC3_DAT3       0x1d5
144                                 MX53_PAD_PATA_DATA0__ESDHC3_DAT4        0x1d5
145                                 MX53_PAD_PATA_DATA1__ESDHC3_DAT5        0x1d5
146                                 MX53_PAD_PATA_DATA2__ESDHC3_DAT6        0x1d5
147                                 MX53_PAD_PATA_DATA3__ESDHC3_DAT7        0x1d5
148                                 MX53_PAD_PATA_RESET_B__ESDHC3_CMD       0x1d5
149                                 MX53_PAD_PATA_IORDY__ESDHC3_CLK         0x1d5
150                         >;
151                 };
152 
153                 pinctrl_fec: fecgrp {
154                         fsl,pins = <
155                                 MX53_PAD_FEC_MDC__FEC_MDC               0x80000000
156                                 MX53_PAD_FEC_MDIO__FEC_MDIO             0x80000000
157                                 MX53_PAD_FEC_REF_CLK__FEC_TX_CLK        0x80000000
158                                 MX53_PAD_FEC_RX_ER__FEC_RX_ER           0x80000000
159                                 MX53_PAD_FEC_CRS_DV__FEC_RX_DV          0x80000000
160                                 MX53_PAD_FEC_RXD1__FEC_RDATA_1          0x80000000
161                                 MX53_PAD_FEC_RXD0__FEC_RDATA_0          0x80000000
162                                 MX53_PAD_FEC_TX_EN__FEC_TX_EN           0x80000000
163                                 MX53_PAD_FEC_TXD1__FEC_TDATA_1          0x80000000
164                                 MX53_PAD_FEC_TXD0__FEC_TDATA_0          0x80000000
165                         >;
166                 };
167 
168                 pinctrl_i2c2: i2c2grp {
169                         fsl,pins = <
170                                 MX53_PAD_KEY_ROW3__I2C2_SDA             0xc0000000
171                                 MX53_PAD_KEY_COL3__I2C2_SCL             0xc0000000
172                         >;
173                 };
174 
175                 pinctrl_i2c3: i2c3grp {
176                         fsl,pins = <
177                                 MX53_PAD_GPIO_6__I2C3_SDA               0xc0000000
178                                 MX53_PAD_GPIO_5__I2C3_SCL               0xc0000000
179                         >;
180                 };
181 
182                 pinctrl_uart1: uart1grp {
183                         fsl,pins = <
184                                 MX53_PAD_PATA_DIOW__UART1_TXD_MUX       0x1e4
185                                 MX53_PAD_PATA_DMACK__UART1_RXD_MUX      0x1e4
186                         >;
187                 };
188 
189                 pinctrl_uart2: uart2grp {
190                         fsl,pins = <
191                                 MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX  0x1e4
192                                 MX53_PAD_PATA_DMARQ__UART2_TXD_MUX      0x1e4
193                         >;
194                 };
195 
196                 pinctrl_uart3: uart3grp {
197                         fsl,pins = <
198                                 MX53_PAD_PATA_CS_0__UART3_TXD_MUX       0x1e4
199                                 MX53_PAD_PATA_CS_1__UART3_RXD_MUX       0x1e4
200                         >;
201                 };
202         };
203 };
204 
205 &uart1 {
206         pinctrl-names = "default";
207         pinctrl-0 = <&pinctrl_uart1>;
208         uart-has-rtscts;
209         status = "disabled";
210 };
211 
212 &uart2 {
213         pinctrl-names = "default";
214         pinctrl-0 = <&pinctrl_uart2>;
215         status = "disabled";
216 };
217 
218 &can1 {
219         pinctrl-names = "default";
220         pinctrl-0 = <&pinctrl_can1>;
221         status = "disabled";
222 };
223 
224 &can2 {
225         pinctrl-names = "default";
226         pinctrl-0 = <&pinctrl_can2>;
227         status = "disabled";
228 };
229 
230 &i2c3 {
231         pinctrl-names = "default";
232         pinctrl-0 = <&pinctrl_i2c3>;
233         status = "disabled";
234 };
235 
236 &cspi {
237         pinctrl-names = "default";
238         pinctrl-0 = <&pinctrl_cspi>;
239         cs-gpios = <&gpio1 18 GPIO_ACTIVE_LOW>, <&gpio1 19 GPIO_ACTIVE_LOW>,
240                    <&gpio1 21 GPIO_ACTIVE_LOW>;
241         status = "disabled";
242 };
243 
244 &i2c2 {
245         pinctrl-names = "default";
246         pinctrl-0 = <&pinctrl_i2c2>;
247         status = "okay";
248 
249         pmic: mc34708@8 {
250                 compatible = "fsl,mc34708";
251                 reg = <0x8>;
252                 fsl,mc13xxx-uses-rtc;
253                 interrupt-parent = <&gpio2>;
254                 interrupts = <6 4>; /* PATA_DATA6, active high */
255         };
256 
257         sensor1: temperature-sensor@48 {
258                 compatible = "national,lm75b";
259                 reg = <0x48>;
260         };
261 
262         eeprom: eeprom@50 {
263                 compatible = "atmel,24c64";
264                 pagesize = <32>;
265                 reg = <0x50>;
266         };
267 };
268 
269 &fec {
270         pinctrl-names = "default";
271         pinctrl-0 = <&pinctrl_fec>;
272         phy-mode = "rmii";
273         status = "disabled";
274 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php