~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/nxp/imx/imx6q-marsboard.dts

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /*
  2  * Copyright (C) 2016 Sergio Prado (sergio.prado@e-labworks.com)
  3  *
  4  * This file is dual-licensed: you can use it either under the terms
  5  * of the GPL or the X11 license, at your option. Note that this dual
  6  * licensing only applies to this file, and not this project as a
  7  * whole.
  8  *
  9  *  a) This file is free software; you can redistribute it and/or
 10  *     modify it under the terms of the GNU General Public License
 11  *     version 2 as published by the Free Software Foundation.
 12  *
 13  *     This file is distributed in the hope that it will be useful,
 14  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 15  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 16  *     GNU General Public License for more details.
 17  *
 18  * Or, alternatively,
 19  *
 20  *  b) Permission is hereby granted, free of charge, to any person
 21  *     obtaining a copy of this software and associated documentation
 22  *     files (the "Software"), to deal in the Software without
 23  *     restriction, including without limitation the rights to use,
 24  *     copy, modify, merge, publish, distribute, sublicense, and/or
 25  *     sell copies of the Software, and to permit persons to whom the
 26  *     Software is furnished to do so, subject to the following
 27  *     conditions:
 28  *
 29  *     The above copyright notice and this permission notice shall be
 30  *     included in all copies or substantial portions of the Software.
 31  *
 32  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 33  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 34  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 35  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 36  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 37  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 38  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 39  *     OTHER DEALINGS IN THE SOFTWARE.
 40  */
 41 
 42 /dts-v1/;
 43 #include "imx6q.dtsi"
 44 #include <dt-bindings/gpio/gpio.h>
 45 
 46 / {
 47         model = "Embest MarS Board i.MX6Dual";
 48         compatible = "embest,imx6q-marsboard", "fsl,imx6q";
 49 
 50         memory@10000000 {
 51                 device_type = "memory";
 52                 reg = <0x10000000 0x40000000>;
 53         };
 54 
 55         reg_3p3v: regulator-3p3v {
 56                 compatible = "regulator-fixed";
 57                 regulator-name = "3P3V";
 58                 regulator-min-microvolt = <3300000>;
 59                 regulator-max-microvolt = <3300000>;
 60         };
 61 
 62         reg_usb_otg_vbus: regulator-usb-otg-vbus {
 63                 compatible = "regulator-fixed";
 64                 regulator-name = "usb_otg_vbus";
 65                 regulator-min-microvolt = <5000000>;
 66                 regulator-max-microvolt = <5000000>;
 67                 gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
 68                 enable-active-high;
 69         };
 70 
 71         leds {
 72                 compatible = "gpio-leds";
 73                 pinctrl-names = "default";
 74                 pinctrl-0 = <&pinctrl_led>;
 75 
 76                 led-user1 {
 77                         label = "imx6:green:user1";
 78                         gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
 79                         default-state = "off";
 80                         linux,default-trigger = "heartbeat";
 81                 };
 82 
 83                 led-user2 {
 84                         label = "imx6:green:user2";
 85                         gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;
 86                         default-state = "off";
 87                 };
 88         };
 89 };
 90 
 91 &audmux {
 92         pinctrl-names = "default";
 93         pinctrl-0 = <&pinctrl_audmux>;
 94         status = "okay";
 95 };
 96 
 97 &ecspi1 {
 98         pinctrl-names = "default";
 99         pinctrl-0 = <&pinctrl_ecspi1>;
100         cs-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>;
101         status = "okay";
102 
103         flash@0 {
104                 compatible = "microchip,sst25vf016b";
105                 spi-max-frequency = <20000000>;
106                 reg = <0>;
107         };
108 };
109 
110 &fec {
111         pinctrl-names = "default";
112         pinctrl-0 = <&pinctrl_enet>;
113         phy-mode = "rgmii-id";
114         phy-handle = <&rgmii_phy>;
115         status = "okay";
116 
117         mdio {
118                 #address-cells = <1>;
119                 #size-cells = <0>;
120 
121                 /* Atheros AR8035 PHY */
122                 rgmii_phy: ethernet-phy@4 {
123                         reg = <4>;
124                         interrupts-extended = <&gpio1 28 IRQ_TYPE_LEVEL_LOW>;
125                         reset-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
126                         reset-assert-us = <10000>;
127                         reset-deassert-us = <1000>;
128                 };
129         };
130 };
131 
132 &hdmi {
133         ddc-i2c-bus = <&i2c2>;
134         status = "okay";
135 };
136 
137 &i2c1 {
138         clock-frequency = <100000>;
139         pinctrl-names = "default";
140         pinctrl-0 = <&pinctrl_i2c1>;
141         status = "okay";
142 };
143 
144 &i2c2 {
145         clock-frequency = <100000>;
146         pinctrl-names = "default";
147         pinctrl-0 = <&pinctrl_i2c2>;
148         status = "okay";
149 };
150 
151 &i2c3 {
152         clock-frequency = <100000>;
153         pinctrl-names = "default";
154         pinctrl-0 = <&pinctrl_i2c3>;
155         status = "okay";
156 };
157 
158 &pwm1 {
159         pinctrl-names = "default";
160         pinctrl-0 = <&pinctrl_pwm1>;
161         status = "okay";
162 };
163 
164 &pwm2 {
165         pinctrl-names = "default";
166         pinctrl-0 = <&pinctrl_pwm2>;
167         status = "okay";
168 };
169 
170 &pwm3 {
171         pinctrl-names = "default";
172         pinctrl-0 = <&pinctrl_pwm3>;
173         status = "okay";
174 };
175 
176 &pwm4 {
177         pinctrl-names = "default";
178         pinctrl-0 = <&pinctrl_pwm4>;
179         status = "okay";
180 };
181 
182 &uart1 {
183         pinctrl-names = "default";
184         pinctrl-0 = <&pinctrl_uart1>;
185         status = "okay";
186 };
187 
188 &uart2 {
189         pinctrl-names = "default";
190         pinctrl-0 = <&pinctrl_uart2>;
191         status = "okay";
192 };
193 
194 &uart3 {
195         pinctrl-names = "default";
196         pinctrl-0 = <&pinctrl_uart3>;
197         status = "okay";
198 };
199 
200 &uart4 {
201         pinctrl-names = "default";
202         pinctrl-0 = <&pinctrl_uart4>;
203         status = "okay";
204 };
205 
206 &uart5 {
207         pinctrl-names = "default";
208         pinctrl-0 = <&pinctrl_uart5>;
209         status = "okay";
210 };
211 
212 &usbh1 {
213         dr_mode = "host";
214         disable-over-current;
215         status = "okay";
216 };
217 
218 &usbotg {
219         vbus-supply = <&reg_usb_otg_vbus>;
220         pinctrl-names = "default";
221         pinctrl-0 = <&pinctrl_usbotg>;
222         dr_mode = "otg";
223         disable-over-current;
224         status = "okay";
225 };
226 
227 &usdhc2 {
228         pinctrl-names = "default";
229         pinctrl-0 = <&pinctrl_usdhc2>;
230         vmmc-supply = <&reg_3p3v>;
231         cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
232         wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
233         status = "okay";
234 };
235 
236 &usdhc3 {
237         pinctrl-names = "default";
238         pinctrl-0 = <&pinctrl_usdhc3>;
239         vmmc-supply = <&reg_3p3v>;
240         non-removable;
241         status = "okay";
242 };
243 
244 &iomuxc {
245 
246         pinctrl_audmux: audmuxgrp {
247                 fsl,pins = <
248                         MX6QDL_PAD_CSI0_DAT7__AUD3_RXD          0x130b0
249                         MX6QDL_PAD_CSI0_DAT4__AUD3_TXC          0x130b0
250                         MX6QDL_PAD_CSI0_DAT5__AUD3_TXD          0x110b0
251                         MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS         0x130b0
252                         MX6QDL_PAD_GPIO_0__CCM_CLKO1            0x130b0 /* CAM_MCLK */
253                 >;
254         };
255 
256         pinctrl_ecspi1: ecspi1grp {
257                 fsl,pins = <
258                         MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
259                         MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
260                         MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
261                         MX6QDL_PAD_EIM_EB2__GPIO2_IO30          0x000b1 /* CS0 */
262                 >;
263         };
264 
265         pinctrl_enet: enetgrp {
266                 fsl,pins = <
267                         MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
268                         MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
269                         MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b030
270                         MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b030
271                         MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b030
272                         MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b030
273                         MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b030
274                         MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b030
275                         /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
276                         MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x0a0b1
277                         /* AR8035 pin strapping: IO voltage: pull up */
278                         MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030
279                         /* AR8035 pin strapping: PHYADDR#0: pull down */
280                         MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x13030
281                         /* AR8035 pin strapping: PHYADDR#1: pull down */
282                         MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x13030
283                         /* AR8035 pin strapping: MODE#1: pull up */
284                         MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030
285                         /* AR8035 pin strapping: MODE#3: pull up */
286                         MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030
287                         /* AR8035 pin strapping: MODE#0: pull down */
288                         MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x13030
289                         /* GPIO16 -> AR8035 25MHz */
290                         MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x4001b0a8
291                         /* RGMII_nRST */
292                         MX6QDL_PAD_EIM_D31__GPIO3_IO31          0x130b0
293                         /* AR8035 interrupt */
294                         MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x180b0
295                 >;
296         };
297 
298         pinctrl_i2c1: i2c1grp {
299                 fsl,pins = <
300                         MX6QDL_PAD_CSI0_DAT8__I2C1_SDA          0x4001b8b1
301                         MX6QDL_PAD_CSI0_DAT9__I2C1_SCL          0x4001b8b1
302                 >;
303         };
304 
305         pinctrl_i2c2: i2c2grp {
306                 fsl,pins = <
307                         MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
308                         MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
309                 >;
310         };
311 
312         pinctrl_i2c3: i2c3grp {
313                 fsl,pins = <
314                         MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
315                         MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1
316                 >;
317         };
318 
319         pinctrl_led: ledgrp {
320                 fsl,pins = <
321                         MX6QDL_PAD_EIM_A25__GPIO5_IO02          0x1b0b1 /* LED1 */
322                         MX6QDL_PAD_EIM_D28__GPIO3_IO28          0x1b0b1 /* LED2 */
323                 >;
324         };
325 
326         pinctrl_pwm1: pwm1grp {
327                 fsl,pins = <
328                         MX6QDL_PAD_DISP0_DAT8__PWM1_OUT         0x1b0b1
329                 >;
330         };
331 
332         pinctrl_pwm2: pwm2grp {
333                 fsl,pins = <
334                         MX6QDL_PAD_DISP0_DAT9__PWM2_OUT         0x1b0b1
335                 >;
336         };
337 
338         pinctrl_pwm3: pwm3grp {
339                 fsl,pins = <
340                         MX6QDL_PAD_SD1_DAT1__PWM3_OUT           0x1b0b1
341                 >;
342         };
343 
344         pinctrl_pwm4: pwm4grp {
345                 fsl,pins = <
346                         MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
347                 >;
348         };
349 
350         pinctrl_uart1: uart1grp {
351                 fsl,pins = <
352                         MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA    0x1b0b1
353                         MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA    0x1b0b1
354                 >;
355         };
356 
357         pinctrl_uart2: uart2grp {
358                 fsl,pins = <
359                         MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
360                         MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
361                 >;
362         };
363 
364         pinctrl_uart3: uart3grp {
365                 fsl,pins = <
366                         MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
367                         MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
368                 >;
369         };
370 
371         pinctrl_uart4: uart4grp {
372                 fsl,pins = <
373                         MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
374                         MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
375                 >;
376         };
377 
378         pinctrl_uart5: uart5grp {
379                 fsl,pins = <
380                         MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
381                         MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
382                 >;
383         };
384 
385         pinctrl_usbotg: usbotggrp {
386                 fsl,pins = <
387                         MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID       0x17059
388                         MX6QDL_PAD_EIM_D21__USB_OTG_OC          0x1b0b0
389                         MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x000b0 /* USB OTG POWER ENABLE */
390                 >;
391         };
392 
393         pinctrl_usdhc2: usdhc2grp {
394                 fsl,pins = <
395                         MX6QDL_PAD_SD2_CMD__SD2_CMD             0x17059
396                         MX6QDL_PAD_SD2_CLK__SD2_CLK             0x10059
397                         MX6QDL_PAD_SD2_DAT0__SD2_DATA0          0x17059
398                         MX6QDL_PAD_SD2_DAT1__SD2_DATA1          0x17059
399                         MX6QDL_PAD_SD2_DAT2__SD2_DATA2          0x17059
400                         MX6QDL_PAD_SD2_DAT3__SD2_DATA3          0x17059
401                         MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x1b0b0 /* CD */
402                         MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1f0b0 /* WP */
403                 >;
404         };
405 
406         pinctrl_usdhc3: usdhc3grp {
407                 fsl,pins = <
408                         MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17009
409                         MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10009
410                         MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17009
411                         MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17009
412                         MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17009
413                         MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17009
414                         MX6QDL_PAD_SD3_RST__SD3_RESET           0x17009
415                 >;
416         };
417 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php