~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/nxp/vf/vf610-twr.dts

Version: ~ [ linux-6.11.5 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.58 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.114 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.169 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.228 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.284 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.322 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2 //
  3 // Copyright 2013 Freescale Semiconductor, Inc.
  4 
  5 /dts-v1/;
  6 #include "vf610.dtsi"
  7 
  8 / {
  9         model = "VF610 Tower Board";
 10         compatible = "fsl,vf610-twr", "fsl,vf610";
 11 
 12         chosen {
 13                 bootargs = "console=ttyLP1,115200";
 14         };
 15 
 16         memory@80000000 {
 17                 device_type = "memory";
 18                 reg = <0x80000000 0x8000000>;
 19         };
 20 
 21         audio_ext: mclk_osc {
 22                 compatible = "fixed-clock";
 23                 #clock-cells = <0>;
 24                 clock-frequency = <24576000>;
 25         };
 26 
 27         enet_ext: eth_osc {
 28                 compatible = "fixed-clock";
 29                 #clock-cells = <0>;
 30                 clock-frequency = <50000000>;
 31         };
 32 
 33 
 34         reg_3p3v: regulator-3p3v {
 35                 compatible = "regulator-fixed";
 36                 regulator-name = "3P3V";
 37                 regulator-min-microvolt = <3300000>;
 38                 regulator-max-microvolt = <3300000>;
 39                 regulator-always-on;
 40         };
 41 
 42         reg_vcc_3v3_mcu: regulator-vcc-3v3-mcu {
 43                 compatible = "regulator-fixed";
 44                 regulator-name = "vcc_3v3_mcu";
 45                 regulator-min-microvolt = <3300000>;
 46                 regulator-max-microvolt = <3300000>;
 47         };
 48 
 49         sound {
 50                 compatible = "simple-audio-card";
 51                 simple-audio-card,format = "i2s";
 52                 simple-audio-card,widgets =
 53                         "Microphone", "Microphone Jack",
 54                         "Headphone", "Headphone Jack",
 55                         "Speaker", "Speaker Ext",
 56                         "Line", "Line In Jack";
 57                 simple-audio-card,routing =
 58                         "MIC_IN", "Microphone Jack",
 59                         "Microphone Jack", "Mic Bias",
 60                         "LINE_IN", "Line In Jack",
 61                         "Headphone Jack", "HP_OUT",
 62                         "Speaker Ext", "LINE_OUT";
 63 
 64                 simple-audio-card,cpu {
 65                         sound-dai = <&sai2>;
 66                         frame-master;
 67                         bitclock-master;
 68                 };
 69 
 70                 simple-audio-card,codec {
 71                         sound-dai = <&codec>;
 72                         frame-master;
 73                         bitclock-master;
 74                 };
 75         };
 76 };
 77 
 78 &adc0 {
 79         pinctrl-names = "default";
 80         pinctrl-0 = <&pinctrl_adc0_ad5>;
 81         vref-supply = <&reg_vcc_3v3_mcu>;
 82         status = "okay";
 83 };
 84 
 85 &clks {
 86         clocks = <&sxosc>, <&fxosc>, <&enet_ext>, <&audio_ext>;
 87         clock-names = "sxosc", "fxosc", "enet_ext", "audio_ext";
 88         assigned-clocks = <&clks VF610_CLK_ENET_SEL>,
 89                           <&clks VF610_CLK_ENET_TS_SEL>;
 90         assigned-clock-parents = <&clks VF610_CLK_ENET_EXT>,
 91                                  <&clks VF610_CLK_ENET_EXT>;
 92 };
 93 
 94 &dspi0 {
 95         bus-num = <0>;
 96         pinctrl-names = "default";
 97         pinctrl-0 = <&pinctrl_dspi0>;
 98         status = "okay";
 99 
100         sflash: at26df081a@0 {
101                 #address-cells = <1>;
102                 #size-cells = <1>;
103                 compatible = "atmel,at26df081a";
104                 spi-max-frequency = <16000000>;
105                 spi-cpol;
106                 spi-cpha;
107                 reg = <0>;
108         };
109 };
110 
111 &edma0 {
112         status = "okay";
113 };
114 
115 &esdhc1 {
116         pinctrl-names = "default";
117         pinctrl-0 = <&pinctrl_esdhc1>;
118         bus-width = <4>;
119         cd-gpios = <&gpio4 6 GPIO_ACTIVE_LOW>;
120         status = "okay";
121 };
122 
123 &fec0 {
124         phy-mode = "rmii";
125         phy-handle = <&ethphy0>;
126         pinctrl-names = "default";
127         pinctrl-0 = <&pinctrl_fec0>;
128         status = "okay";
129 
130         mdio {
131                 #address-cells = <1>;
132                 #size-cells = <0>;
133 
134                 ethphy0: ethernet-phy@0 {
135                         reg = <0>;
136                 };
137 
138                 ethphy1: ethernet-phy@1 {
139                         reg = <1>;
140                 };
141         };
142 };
143 
144 &fec1 {
145         phy-mode = "rmii";
146         phy-handle = <&ethphy1>;
147         pinctrl-names = "default";
148         pinctrl-0 = <&pinctrl_fec1>;
149         status = "okay";
150 };
151 
152 &i2c0 {
153         clock-frequency = <100000>;
154         pinctrl-names = "default";
155         pinctrl-0 = <&pinctrl_i2c0>;
156         status = "okay";
157 
158         codec: sgtl5000@a {
159                #sound-dai-cells = <0>;
160                compatible = "fsl,sgtl5000";
161                reg = <0x0a>;
162                VDDA-supply = <&reg_3p3v>;
163                VDDIO-supply = <&reg_3p3v>;
164                clocks = <&clks VF610_CLK_SAI2>;
165         };
166 };
167 
168 &iomuxc {
169         vf610-twr {
170                 pinctrl_adc0_ad5: adc0ad5grp {
171                         fsl,pins = <
172                                 VF610_PAD_PTC30__ADC0_SE5               0xa1
173                         >;
174                 };
175 
176                 pinctrl_dspi0: dspi0grp {
177                         fsl,pins = <
178                                 VF610_PAD_PTB19__DSPI0_CS0              0x1182
179                                 VF610_PAD_PTB20__DSPI0_SIN              0x1181
180                                 VF610_PAD_PTB21__DSPI0_SOUT             0x1182
181                                 VF610_PAD_PTB22__DSPI0_SCK              0x1182
182                         >;
183                 };
184 
185                 pinctrl_esdhc1: esdhc1grp {
186                         fsl,pins = <
187                                 VF610_PAD_PTA24__ESDHC1_CLK     0x31ef
188                                 VF610_PAD_PTA25__ESDHC1_CMD     0x31ef
189                                 VF610_PAD_PTA26__ESDHC1_DAT0    0x31ef
190                                 VF610_PAD_PTA27__ESDHC1_DAT1    0x31ef
191                                 VF610_PAD_PTA28__ESDHC1_DATA2   0x31ef
192                                 VF610_PAD_PTA29__ESDHC1_DAT3    0x31ef
193                                 VF610_PAD_PTA7__GPIO_134        0x219d
194                         >;
195                 };
196 
197                 pinctrl_fec0: fec0grp {
198                         fsl,pins = <
199                                 VF610_PAD_PTA6__RMII_CLKIN              0x30d1
200                                 VF610_PAD_PTC0__ENET_RMII0_MDC          0x30d3
201                                 VF610_PAD_PTC1__ENET_RMII0_MDIO         0x30d1
202                                 VF610_PAD_PTC2__ENET_RMII0_CRS          0x30d1
203                                 VF610_PAD_PTC3__ENET_RMII0_RXD1         0x30d1
204                                 VF610_PAD_PTC4__ENET_RMII0_RXD0         0x30d1
205                                 VF610_PAD_PTC5__ENET_RMII0_RXER         0x30d1
206                                 VF610_PAD_PTC6__ENET_RMII0_TXD1         0x30d2
207                                 VF610_PAD_PTC7__ENET_RMII0_TXD0         0x30d2
208                                 VF610_PAD_PTC8__ENET_RMII0_TXEN         0x30d2
209                         >;
210                 };
211 
212                 pinctrl_fec1: fec1grp {
213                         fsl,pins = <
214                                 VF610_PAD_PTC9__ENET_RMII1_MDC          0x30d2
215                                 VF610_PAD_PTC10__ENET_RMII1_MDIO        0x30d3
216                                 VF610_PAD_PTC11__ENET_RMII1_CRS         0x30d1
217                                 VF610_PAD_PTC12__ENET_RMII1_RXD1        0x30d1
218                                 VF610_PAD_PTC13__ENET_RMII1_RXD0        0x30d1
219                                 VF610_PAD_PTC14__ENET_RMII1_RXER        0x30d1
220                                 VF610_PAD_PTC15__ENET_RMII1_TXD1        0x30d2
221                                 VF610_PAD_PTC16__ENET_RMII1_TXD0        0x30d2
222                                 VF610_PAD_PTC17__ENET_RMII1_TXEN        0x30d2
223                         >;
224                 };
225 
226                 pinctrl_i2c0: i2c0grp {
227                         fsl,pins = <
228                                 VF610_PAD_PTB14__I2C0_SCL               0x30d3
229                                 VF610_PAD_PTB15__I2C0_SDA               0x30d3
230                         >;
231                 };
232 
233                 pinctrl_nfc: nfcgrp {
234                         fsl,pins = <
235                                 VF610_PAD_PTD31__NF_IO15        0x28df
236                                 VF610_PAD_PTD30__NF_IO14        0x28df
237                                 VF610_PAD_PTD29__NF_IO13        0x28df
238                                 VF610_PAD_PTD28__NF_IO12        0x28df
239                                 VF610_PAD_PTD27__NF_IO11        0x28df
240                                 VF610_PAD_PTD26__NF_IO10        0x28df
241                                 VF610_PAD_PTD25__NF_IO9         0x28df
242                                 VF610_PAD_PTD24__NF_IO8         0x28df
243                                 VF610_PAD_PTD23__NF_IO7         0x28df
244                                 VF610_PAD_PTD22__NF_IO6         0x28df
245                                 VF610_PAD_PTD21__NF_IO5         0x28df
246                                 VF610_PAD_PTD20__NF_IO4         0x28df
247                                 VF610_PAD_PTD19__NF_IO3         0x28df
248                                 VF610_PAD_PTD18__NF_IO2         0x28df
249                                 VF610_PAD_PTD17__NF_IO1         0x28df
250                                 VF610_PAD_PTD16__NF_IO0         0x28df
251                                 VF610_PAD_PTB24__NF_WE_B        0x28c2
252                                 VF610_PAD_PTB25__NF_CE0_B       0x28c2
253                                 VF610_PAD_PTB27__NF_RE_B        0x28c2
254                                 VF610_PAD_PTC26__NF_RB_B        0x283d
255                                 VF610_PAD_PTC27__NF_ALE         0x28c2
256                                 VF610_PAD_PTC28__NF_CLE         0x28c2
257                         >;
258                 };
259 
260                 pinctrl_pwm0: pwm0grp {
261                         fsl,pins = <
262                                 VF610_PAD_PTB0__FTM0_CH0                0x1582
263                                 VF610_PAD_PTB1__FTM0_CH1                0x1582
264                                 VF610_PAD_PTB2__FTM0_CH2                0x1582
265                                 VF610_PAD_PTB3__FTM0_CH3                0x1582
266                         >;
267                 };
268 
269                 pinctrl_sai2: sai2grp {
270                         fsl,pins = <
271                                 VF610_PAD_PTA16__SAI2_TX_BCLK           0x02ed
272                                 VF610_PAD_PTA18__SAI2_TX_DATA           0x02ee
273                                 VF610_PAD_PTA19__SAI2_TX_SYNC           0x02ed
274                                 VF610_PAD_PTA21__SAI2_RX_BCLK           0x02ed
275                                 VF610_PAD_PTA22__SAI2_RX_DATA           0x02ed
276                                 VF610_PAD_PTA23__SAI2_RX_SYNC           0x02ed
277                                 VF610_PAD_PTB18__EXT_AUDIO_MCLK         0x02ed
278                         >;
279                 };
280 
281                 pinctrl_uart1: uart1grp {
282                         fsl,pins = <
283                                 VF610_PAD_PTB4__UART1_TX                0x21a2
284                                 VF610_PAD_PTB5__UART1_RX                0x21a1
285                         >;
286                 };
287 
288                 pinctrl_uart2: uart2grp {
289                         fsl,pins = <
290                                 VF610_PAD_PTB6__UART2_TX                0x21a2
291                                 VF610_PAD_PTB7__UART2_RX                0x21a1
292                         >;
293                 };
294         };
295 };
296 
297 &nfc {
298         assigned-clocks = <&clks VF610_CLK_NFC>;
299         assigned-clock-rates = <33000000>;
300         pinctrl-names = "default";
301         pinctrl-0 = <&pinctrl_nfc>;
302         status = "okay";
303 
304         nand@0 {
305                 compatible = "fsl,vf610-nfc-nandcs";
306                 reg = <0>;
307                 #address-cells = <1>;
308                 #size-cells = <1>;
309                 nand-bus-width = <16>;
310                 nand-ecc-mode = "hw";
311                 nand-ecc-strength = <24>;
312                 nand-ecc-step-size = <2048>;
313                 nand-on-flash-bbt;
314         };
315 };
316 
317 &pwm0 {
318         pinctrl-names = "default";
319         pinctrl-0 = <&pinctrl_pwm0>;
320         status = "okay";
321 };
322 
323 &sai2 {
324         #sound-dai-cells = <0>;
325         pinctrl-names = "default";
326         pinctrl-0 = <&pinctrl_sai2>;
327         status = "okay";
328 };
329 
330 &uart1 {
331         pinctrl-names = "default";
332         pinctrl-0 = <&pinctrl_uart1>;
333         status = "okay";
334 };
335 
336 &uart2 {
337         pinctrl-names = "default";
338         pinctrl-0 = <&pinctrl_uart2>;
339         status = "okay";
340 };
341 
342 &usbdev0 {
343         disable-over-current;
344         status = "okay";
345 };
346 
347 &usbh1 {
348         disable-over-current;
349         status = "okay";
350 };
351 
352 &usbmisc0 {
353         status = "okay";
354 };
355 
356 &usbmisc1 {
357         status = "okay";
358 };
359 
360 &usbphy0 {
361         status = "okay";
362 };
363 
364 &usbphy1 {
365         status = "okay";
366 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php