~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/boot/dts/sunplus/sunplus-sp7021-achip.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0
  2 /*
  3  * Device Tree Source for Sunplus SP7021
  4  *
  5  * Copyright (C) 2021 Sunplus Technology Co.
  6  */
  7 
  8 #include "sunplus-sp7021.dtsi"
  9 #include <dt-bindings/interrupt-controller/arm-gic.h>
 10 
 11 / {
 12         compatible = "sunplus,sp7021-achip", "sunplus,sp7021";
 13         model = "Sunplus SP7021 (CA7)";
 14         #address-cells = <1>;
 15         #size-cells = <1>;
 16         interrupt-parent = <&gic>;
 17 
 18         cpus {
 19                 #address-cells = <1>;
 20                 #size-cells = <0>;
 21 
 22                 cpu0: cpu@0 {
 23                         compatible = "arm,cortex-a7";
 24                         device_type = "cpu";
 25                         reg = <0>;
 26                         clock-frequency = <931000000>;
 27                 };
 28                 cpu1: cpu@1 {
 29                         compatible = "arm,cortex-a7";
 30                         device_type = "cpu";
 31                         reg = <1>;
 32                         clock-frequency = <931000000>;
 33                 };
 34                 cpu2: cpu@2 {
 35                         compatible = "arm,cortex-a7";
 36                         device_type = "cpu";
 37                         reg = <2>;
 38                         clock-frequency = <931000000>;
 39                 };
 40                 cpu3: cpu@3 {
 41                         compatible = "arm,cortex-a7";
 42                         device_type = "cpu";
 43                         reg = <3>;
 44                         clock-frequency = <931000000>;
 45                 };
 46         };
 47 
 48         gic: interrupt-controller@9f101000 {
 49                 compatible = "arm,cortex-a7-gic";
 50                 interrupt-controller;
 51                 #interrupt-cells = <3>;
 52                 reg = <0x9f101000 0x1000>,
 53                       <0x9f102000 0x2000>,
 54                       <0x9f104000 0x2000>,
 55                       <0x9f106000 0x2000>;
 56         };
 57 
 58         timer {
 59                 compatible = "arm,armv7-timer";
 60                 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 61                              <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 62                              <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 63                              <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
 64                 clock-frequency = <XTAL>;
 65                 arm,cpu-registers-not-fw-configured;
 66         };
 67 
 68         arm-pmu {
 69                 compatible = "arm,cortex-a7-pmu";
 70                 interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH>,
 71                              <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>,
 72                              <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH>,
 73                              <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
 74                 interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 75         };
 76 
 77         soc@9c000000 {
 78                 intc: interrupt-controller@780 {
 79                         interrupt-parent = <&gic>;
 80                         interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, /* EXT_INT0 */
 81                                      <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; /* EXT_INT1 */
 82                 };
 83         };
 84 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php