1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /*
3 * Copyright 2004-2014 Freescale Semiconductor, Inc. All Rights Reserved.
4 */
5
6
7 #ifndef __ASM_ARCH_MXC_COMMON_H__
8 #define __ASM_ARCH_MXC_COMMON_H__
9
10 #include <linux/reboot.h>
11
12 struct irq_data;
13 struct platform_device;
14 struct pt_regs;
15 struct clk;
16 struct device_node;
17 enum mxc_cpu_pwr_mode;
18 struct of_device_id;
19
20 void mx31_map_io(void);
21 void mx35_map_io(void);
22 void imx21_init_early(void);
23 void imx31_init_early(void);
24 void imx35_init_early(void);
25 void mx31_init_irq(void);
26 void mx35_init_irq(void);
27 void mxc_set_cpu_type(unsigned int type);
28 void mxc_restart(enum reboot_mode, const char *);
29 void mxc_arch_reset_init(void __iomem *);
30 void imx1_reset_init(void __iomem *);
31 void imx_set_aips(void __iomem *);
32 void imx_aips_allow_unprivileged_access(const char *compat);
33 int mxc_device_init(void);
34 void imx_set_soc_revision(unsigned int rev);
35 void imx_init_revision_from_anatop(void);
36 void imx6_enable_rbc(bool enable);
37 void imx_gpc_check_dt(void);
38 void imx_gpc_set_arm_power_in_lpm(bool power_off);
39 void imx_gpc_set_l2_mem_power_in_lpm(bool power_off);
40 void imx_gpc_set_arm_power_up_timing(u32 sw2iso, u32 sw);
41 void imx_gpc_set_arm_power_down_timing(u32 sw2iso, u32 sw);
42 void imx25_pm_init(void);
43 void imx27_pm_init(void);
44 void imx5_pmu_init(void);
45
46 enum mxc_cpu_pwr_mode {
47 WAIT_CLOCKED, /* wfi only */
48 WAIT_UNCLOCKED, /* WAIT */
49 WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
50 STOP_POWER_ON, /* just STOP */
51 STOP_POWER_OFF, /* STOP + SRPG */
52 };
53
54 enum ulp_cpu_pwr_mode {
55 ULP_PM_HSRUN, /* High speed run mode */
56 ULP_PM_RUN, /* Run mode */
57 ULP_PM_WAIT, /* Wait mode */
58 ULP_PM_STOP, /* Stop mode */
59 ULP_PM_VLPS, /* Very low power stop mode */
60 ULP_PM_VLLS, /* very low leakage stop mode */
61 };
62
63 void imx_enable_cpu(int cpu, bool enable);
64 void imx_set_cpu_jump(int cpu, void *jump_addr);
65 u32 imx_get_cpu_arg(int cpu);
66 void imx_set_cpu_arg(int cpu, u32 arg);
67 #ifdef CONFIG_SMP
68 void v7_secondary_startup(void);
69 void imx_scu_map_io(void);
70 void imx_smp_prepare(void);
71 #else
72 static inline void imx_scu_map_io(void) {}
73 static inline void imx_smp_prepare(void) {}
74 #endif
75 void imx_src_init(void);
76 void imx7_src_init(void);
77 void imx_gpc_pre_suspend(bool arm_power_off);
78 void imx_gpc_post_resume(void);
79 void imx_gpc_mask_all(void);
80 void imx_gpc_restore_all(void);
81 void imx_gpc_hwirq_mask(unsigned int hwirq);
82 void imx_gpc_hwirq_unmask(unsigned int hwirq);
83 void imx_gpcv2_set_core1_pdn_pup_by_software(bool pdn);
84 void imx_anatop_init(void);
85 void imx_anatop_pre_suspend(void);
86 void imx_anatop_post_resume(void);
87 int imx6_set_lpm(enum mxc_cpu_pwr_mode mode);
88 void imx6_set_int_mem_clk_lpm(bool enable);
89 int imx_mmdc_get_ddr_type(void);
90 int imx7ulp_set_lpm(enum ulp_cpu_pwr_mode mode);
91
92 void imx_cpu_die(unsigned int cpu);
93 int imx_cpu_kill(unsigned int cpu);
94
95 #ifdef CONFIG_SUSPEND
96 void imx53_suspend(void __iomem *ocram_vbase);
97 extern const u32 imx53_suspend_sz;
98 void imx6_suspend(void __iomem *ocram_vbase);
99 #else
100 static inline void imx53_suspend(void __iomem *ocram_vbase) {}
101 static const u32 imx53_suspend_sz;
102 static inline void imx6_suspend(void __iomem *ocram_vbase) {}
103 #endif
104
105 void v7_cpu_resume(void);
106
107 void imx6_pm_ccm_init(const char *ccm_compat);
108 void imx6q_pm_init(void);
109 void imx6dl_pm_init(void);
110 void imx6sl_pm_init(void);
111 void imx6sx_pm_init(void);
112 void imx6ul_pm_init(void);
113 void imx7ulp_pm_init(void);
114
115 #ifdef CONFIG_PM
116 void imx51_pm_init(void);
117 void imx53_pm_init(void);
118 #else
119 static inline void imx51_pm_init(void) {}
120 static inline void imx53_pm_init(void) {}
121 #endif
122
123 #ifdef CONFIG_NEON
124 int mx51_neon_fixup(void);
125 #else
126 static inline int mx51_neon_fixup(void) { return 0; }
127 #endif
128
129 #ifdef CONFIG_CACHE_L2X0
130 void imx_init_l2cache(void);
131 #else
132 static inline void imx_init_l2cache(void) {}
133 #endif
134
135 extern const struct smp_operations imx_smp_ops;
136 extern const struct smp_operations imx7_smp_ops;
137 extern const struct smp_operations ls1021a_smp_ops;
138
139 #endif
140
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.