~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/arm/mach-s3c/sleep-s3c64xx.S

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0 */
  2 /* linux/arch/arm/plat-s3c64xx/sleep.S
  3  *
  4  * Copyright 2008 Openmoko, Inc.
  5  * Copyright 2008 Simtec Electronics
  6  *      Ben Dooks <ben@simtec.co.uk>
  7  *      http://armlinux.simtec.co.uk/
  8  *
  9  * S3C64XX CPU sleep code
 10  */
 11 
 12 #include <linux/linkage.h>
 13 #include <asm/assembler.h>
 14 #include "map.h"
 15 
 16 #undef S3C64XX_VA_GPIO
 17 #define S3C64XX_VA_GPIO (0x0)
 18 
 19 #include "regs-gpio.h"
 20 
 21 #define LL_UART (S3C_PA_UART + (0x400 * CONFIG_S3C_LOWLEVEL_UART_PORT))
 22 
 23         .text
 24 
 25         /* Sleep magic, the word before the resume entry point so that the
 26          * bootloader can check for a resumeable image. */
 27 
 28         .word   0x2bedf00d
 29 
 30         /* s3c_cpu_reusme
 31          *
 32          * This is the entry point, stored by whatever method the bootloader
 33          * requires to get the kernel runnign again. This code expects to be
 34          * entered with no caches live and the MMU disabled. It will then
 35          * restore the MMU and other basic CP registers saved and restart
 36          * the kernel C code to finish the resume code.
 37         */
 38 
 39 ENTRY(s3c_cpu_resume)
 40         msr     cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
 41         ldr     r2, =LL_UART            /* for debug */
 42         b       cpu_resume

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php