~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/mips/alchemy/common/gpiolib.c

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /*
  2  *  Copyright (C) 2007-2009, OpenWrt.org, Florian Fainelli <florian@openwrt.org>
  3  *      GPIOLIB support for Alchemy chips.
  4  *
  5  *  This program is free software; you can redistribute  it and/or modify it
  6  *  under  the terms of  the GNU General  Public License as published by the
  7  *  Free Software Foundation;  either version 2 of the  License, or (at your
  8  *  option) any later version.
  9  *
 10  *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
 11  *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
 12  *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
 13  *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
 14  *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 15  *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
 16  *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 17  *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
 18  *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 19  *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 20  *
 21  *  You should have received a copy of the  GNU General Public License along
 22  *  with this program; if not, write  to the Free Software Foundation, Inc.,
 23  *  675 Mass Ave, Cambridge, MA 02139, USA.
 24  *
 25  *  Notes :
 26  *      au1000 SoC have only one GPIO block : GPIO1
 27  *      Au1100, Au15x0, Au12x0 have a second one : GPIO2
 28  *      Au1300 is totally different: 1 block with up to 128 GPIOs
 29  */
 30 
 31 #include <linux/init.h>
 32 #include <linux/kernel.h>
 33 #include <linux/types.h>
 34 #include <linux/gpio/driver.h>
 35 #include <asm/mach-au1x00/gpio-au1000.h>
 36 #include <asm/mach-au1x00/gpio-au1300.h>
 37 
 38 static int gpio2_get(struct gpio_chip *chip, unsigned offset)
 39 {
 40         return !!alchemy_gpio2_get_value(offset + ALCHEMY_GPIO2_BASE);
 41 }
 42 
 43 static void gpio2_set(struct gpio_chip *chip, unsigned offset, int value)
 44 {
 45         alchemy_gpio2_set_value(offset + ALCHEMY_GPIO2_BASE, value);
 46 }
 47 
 48 static int gpio2_direction_input(struct gpio_chip *chip, unsigned offset)
 49 {
 50         return alchemy_gpio2_direction_input(offset + ALCHEMY_GPIO2_BASE);
 51 }
 52 
 53 static int gpio2_direction_output(struct gpio_chip *chip, unsigned offset,
 54                                   int value)
 55 {
 56         return alchemy_gpio2_direction_output(offset + ALCHEMY_GPIO2_BASE,
 57                                                 value);
 58 }
 59 
 60 static int gpio2_to_irq(struct gpio_chip *chip, unsigned offset)
 61 {
 62         return alchemy_gpio2_to_irq(offset + ALCHEMY_GPIO2_BASE);
 63 }
 64 
 65 
 66 static int gpio1_get(struct gpio_chip *chip, unsigned offset)
 67 {
 68         return !!alchemy_gpio1_get_value(offset + ALCHEMY_GPIO1_BASE);
 69 }
 70 
 71 static void gpio1_set(struct gpio_chip *chip,
 72                                 unsigned offset, int value)
 73 {
 74         alchemy_gpio1_set_value(offset + ALCHEMY_GPIO1_BASE, value);
 75 }
 76 
 77 static int gpio1_direction_input(struct gpio_chip *chip, unsigned offset)
 78 {
 79         return alchemy_gpio1_direction_input(offset + ALCHEMY_GPIO1_BASE);
 80 }
 81 
 82 static int gpio1_direction_output(struct gpio_chip *chip,
 83                                         unsigned offset, int value)
 84 {
 85         return alchemy_gpio1_direction_output(offset + ALCHEMY_GPIO1_BASE,
 86                                              value);
 87 }
 88 
 89 static int gpio1_to_irq(struct gpio_chip *chip, unsigned offset)
 90 {
 91         return alchemy_gpio1_to_irq(offset + ALCHEMY_GPIO1_BASE);
 92 }
 93 
 94 struct gpio_chip alchemy_gpio_chip[] = {
 95         [0] = {
 96                 .label                  = "alchemy-gpio1",
 97                 .direction_input        = gpio1_direction_input,
 98                 .direction_output       = gpio1_direction_output,
 99                 .get                    = gpio1_get,
100                 .set                    = gpio1_set,
101                 .to_irq                 = gpio1_to_irq,
102                 .base                   = ALCHEMY_GPIO1_BASE,
103                 .ngpio                  = ALCHEMY_GPIO1_NUM,
104         },
105         [1] = {
106                 .label                  = "alchemy-gpio2",
107                 .direction_input        = gpio2_direction_input,
108                 .direction_output       = gpio2_direction_output,
109                 .get                    = gpio2_get,
110                 .set                    = gpio2_set,
111                 .to_irq                 = gpio2_to_irq,
112                 .base                   = ALCHEMY_GPIO2_BASE,
113                 .ngpio                  = ALCHEMY_GPIO2_NUM,
114         },
115 };
116 
117 static int alchemy_gpic_get(struct gpio_chip *chip, unsigned int off)
118 {
119         return !!au1300_gpio_get_value(off + AU1300_GPIO_BASE);
120 }
121 
122 static void alchemy_gpic_set(struct gpio_chip *chip, unsigned int off, int v)
123 {
124         au1300_gpio_set_value(off + AU1300_GPIO_BASE, v);
125 }
126 
127 static int alchemy_gpic_dir_input(struct gpio_chip *chip, unsigned int off)
128 {
129         return au1300_gpio_direction_input(off + AU1300_GPIO_BASE);
130 }
131 
132 static int alchemy_gpic_dir_output(struct gpio_chip *chip, unsigned int off,
133                                    int v)
134 {
135         return au1300_gpio_direction_output(off + AU1300_GPIO_BASE, v);
136 }
137 
138 static int alchemy_gpic_gpio_to_irq(struct gpio_chip *chip, unsigned int off)
139 {
140         return au1300_gpio_to_irq(off + AU1300_GPIO_BASE);
141 }
142 
143 static struct gpio_chip au1300_gpiochip = {
144         .label                  = "alchemy-gpic",
145         .direction_input        = alchemy_gpic_dir_input,
146         .direction_output       = alchemy_gpic_dir_output,
147         .get                    = alchemy_gpic_get,
148         .set                    = alchemy_gpic_set,
149         .to_irq                 = alchemy_gpic_gpio_to_irq,
150         .base                   = AU1300_GPIO_BASE,
151         .ngpio                  = AU1300_GPIO_NUM,
152 };
153 
154 static int __init alchemy_gpiochip_init(void)
155 {
156         int ret = 0;
157 
158         switch (alchemy_get_cputype()) {
159         case ALCHEMY_CPU_AU1000:
160                 ret = gpiochip_add_data(&alchemy_gpio_chip[0], NULL);
161                 break;
162         case ALCHEMY_CPU_AU1500...ALCHEMY_CPU_AU1200:
163                 ret = gpiochip_add_data(&alchemy_gpio_chip[0], NULL);
164                 ret |= gpiochip_add_data(&alchemy_gpio_chip[1], NULL);
165                 break;
166         case ALCHEMY_CPU_AU1300:
167                 ret = gpiochip_add_data(&au1300_gpiochip, NULL);
168                 break;
169         }
170         return ret;
171 }
172 arch_initcall(alchemy_gpiochip_init);
173 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php