~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/mips/include/asm/mach-lantiq/falcon/lantiq_soc.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0-only */
  2 /*
  3  *
  4  * Copyright (C) 2010 John Crispin <john@phrozen.org>
  5  */
  6 
  7 #ifndef _LTQ_FALCON_H__
  8 #define _LTQ_FALCON_H__
  9 
 10 #ifdef CONFIG_SOC_FALCON
 11 
 12 #include <linux/pinctrl/pinctrl.h>
 13 #include <lantiq.h>
 14 
 15 /* Chip IDs */
 16 #define SOC_ID_FALCON           0x01B8
 17 
 18 /* SoC Types */
 19 #define SOC_TYPE_FALCON         0x01
 20 
 21 /*
 22  * during early_printk no ioremap possible at this early stage
 23  * let's use KSEG1 instead
 24  */
 25 #define LTQ_ASC0_BASE_ADDR      0x1E100C00
 26 #define LTQ_EARLY_ASC           KSEG1ADDR(LTQ_ASC0_BASE_ADDR)
 27 
 28 /* WDT */
 29 #define LTQ_RST_CAUSE_WDTRST    0x0002
 30 
 31 /* CHIP ID */
 32 #define LTQ_STATUS_BASE_ADDR    0x1E802000
 33 
 34 #define FALCON_CHIPID           ((u32 *)(KSEG1 + LTQ_STATUS_BASE_ADDR + 0x0c))
 35 #define FALCON_CHIPTYPE         ((u32 *)(KSEG1 + LTQ_STATUS_BASE_ADDR + 0x38))
 36 #define FALCON_CHIPCONF         ((u32 *)(KSEG1 + LTQ_STATUS_BASE_ADDR + 0x40))
 37 
 38 /* SYSCTL - start/stop/restart/configure/... different parts of the Soc */
 39 #define SYSCTL_SYS1             0
 40 #define SYSCTL_SYSETH           1
 41 #define SYSCTL_SYSGPE           2
 42 
 43 /* BOOT_SEL - find what boot media we have */
 44 #define BS_FLASH                0x1
 45 #define BS_SPI                  0x4
 46 
 47 /* global register ranges */
 48 extern __iomem void *ltq_ebu_membase;
 49 extern __iomem void *ltq_sys1_membase;
 50 #define ltq_ebu_w32(x, y)       ltq_w32((x), ltq_ebu_membase + (y))
 51 #define ltq_ebu_r32(x)          ltq_r32(ltq_ebu_membase + (x))
 52 
 53 #define ltq_sys1_w32(x, y)      ltq_w32((x), ltq_sys1_membase + (y))
 54 #define ltq_sys1_r32(x)         ltq_r32(ltq_sys1_membase + (x))
 55 #define ltq_sys1_w32_mask(clear, set, reg)   \
 56         ltq_sys1_w32((ltq_sys1_r32(reg) & ~(clear)) | (set), reg)
 57 
 58 /* allow the gpio and pinctrl drivers to talk to each other */
 59 extern int pinctrl_falcon_get_range_size(int id);
 60 extern void pinctrl_falcon_add_gpio_range(struct pinctrl_gpio_range *range);
 61 
 62 /*
 63  * to keep the irq code generic we need to define this to 0 as falcon
 64  * has no EIU/EBU
 65  */
 66 #define LTQ_EBU_PCC_ISTAT       0
 67 
 68 #endif /* CONFIG_SOC_FALCON */
 69 #endif /* _LTQ_XWAY_H__ */
 70 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php