~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/arch/powerpc/include/asm/nohash/32/pte-85xx.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0 */
  2 #ifndef _ASM_POWERPC_NOHASH_32_PTE_85xx_H
  3 #define _ASM_POWERPC_NOHASH_32_PTE_85xx_H
  4 #ifdef __KERNEL__
  5 
  6 /* PTE bit definitions for Freescale BookE SW loaded TLB MMU based
  7  * processors
  8  *
  9    MMU Assist Register 3:
 10 
 11    32 33 34 35 36  ... 50 51 52 53 54 55 56 57 58 59 60 61 62 63
 12    RPN......................  0  0 U0 U1 U2 U3 UX SX UW SW UR SR
 13 
 14    - PRESENT *must* be in the bottom two bits because swap PTEs use
 15      the top 30 bits.
 16 
 17 */
 18 
 19 /* Definitions for FSL Book-E Cores */
 20 #define _PAGE_READ      0x00001 /* H: Read permission (SR) */
 21 #define _PAGE_PRESENT   0x00002 /* S: PTE contains a translation */
 22 #define _PAGE_WRITE     0x00004 /* S: Write permission (SW) */
 23 #define _PAGE_DIRTY     0x00008 /* S: Page dirty */
 24 #define _PAGE_EXEC      0x00010 /* H: SX permission */
 25 #define _PAGE_ACCESSED  0x00020 /* S: Page referenced */
 26 
 27 #define _PAGE_ENDIAN    0x00040 /* H: E bit */
 28 #define _PAGE_GUARDED   0x00080 /* H: G bit */
 29 #define _PAGE_COHERENT  0x00100 /* H: M bit */
 30 #define _PAGE_NO_CACHE  0x00200 /* H: I bit */
 31 #define _PAGE_WRITETHRU 0x00400 /* H: W bit */
 32 #define _PAGE_SPECIAL   0x00800 /* S: Special page */
 33 
 34 #define _PMD_PRESENT    0
 35 #define _PMD_PRESENT_MASK (PAGE_MASK)
 36 #define _PMD_BAD        (~PAGE_MASK)
 37 #define _PMD_USER       0
 38 
 39 #define _PTE_NONE_MASK  0
 40 
 41 #define PTE_WIMGE_SHIFT (6)
 42 
 43 /*
 44  * We define 2 sets of base prot bits, one for basic pages (ie,
 45  * cacheable kernel and user pages) and one for non cacheable
 46  * pages. We always set _PAGE_COHERENT when SMP is enabled or
 47  * the processor might need it for DMA coherency.
 48  */
 49 #define _PAGE_BASE_NC   (_PAGE_PRESENT | _PAGE_ACCESSED)
 50 #if defined(CONFIG_SMP) || defined(CONFIG_PPC_E500MC)
 51 #define _PAGE_BASE      (_PAGE_BASE_NC | _PAGE_COHERENT)
 52 #else
 53 #define _PAGE_BASE      (_PAGE_BASE_NC)
 54 #endif
 55 
 56 #include <asm/pgtable-masks.h>
 57 
 58 #endif /* __KERNEL__ */
 59 #endif /*  _ASM_POWERPC_NOHASH_32_PTE_FSL_85xx_H */
 60 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php