~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/dt-bindings/reset/st,stm32mp25-rcc.h

Version: ~ [ linux-6.11.5 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.58 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.114 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.169 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.228 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.284 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.322 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */
  2 /*
  3  * Copyright (C) STMicroelectronics 2023 - All Rights Reserved
  4  * Author(s): Gabriel Fernandez <gabriel.fernandez@foss.st.com>
  5  */
  6 
  7 #ifndef _DT_BINDINGS_STM32MP25_RESET_H_
  8 #define _DT_BINDINGS_STM32MP25_RESET_H_
  9 
 10 #define TIM1_R          0
 11 #define TIM2_R          1
 12 #define TIM3_R          2
 13 #define TIM4_R          3
 14 #define TIM5_R          4
 15 #define TIM6_R          5
 16 #define TIM7_R          6
 17 #define TIM8_R          7
 18 #define TIM10_R         8
 19 #define TIM11_R         9
 20 #define TIM12_R         10
 21 #define TIM13_R         11
 22 #define TIM14_R         12
 23 #define TIM15_R         13
 24 #define TIM16_R         14
 25 #define TIM17_R         15
 26 #define TIM20_R         16
 27 #define LPTIM1_R        17
 28 #define LPTIM2_R        18
 29 #define LPTIM3_R        19
 30 #define LPTIM4_R        20
 31 #define LPTIM5_R        21
 32 #define SPI1_R          22
 33 #define SPI2_R          23
 34 #define SPI3_R          24
 35 #define SPI4_R          25
 36 #define SPI5_R          26
 37 #define SPI6_R          27
 38 #define SPI7_R          28
 39 #define SPI8_R          29
 40 #define SPDIFRX_R       30
 41 #define USART1_R        31
 42 #define USART2_R        32
 43 #define USART3_R        33
 44 #define UART4_R         34
 45 #define UART5_R         35
 46 #define USART6_R        36
 47 #define UART7_R         37
 48 #define UART8_R         38
 49 #define UART9_R         39
 50 #define LPUART1_R       40
 51 #define IS2M_R          41
 52 #define I2C1_R          42
 53 #define I2C2_R          43
 54 #define I2C3_R          44
 55 #define I2C4_R          45
 56 #define I2C5_R          46
 57 #define I2C6_R          47
 58 #define I2C7_R          48
 59 #define I2C8_R          49
 60 #define SAI1_R          50
 61 #define SAI2_R          51
 62 #define SAI3_R          52
 63 #define SAI4_R          53
 64 #define MDF1_R          54
 65 #define MDF2_R          55
 66 #define FDCAN_R         56
 67 #define HDP_R           57
 68 #define ADC12_R         58
 69 #define ADC3_R          59
 70 #define ETH1_R          60
 71 #define ETH2_R          61
 72 #define USBH_R          62
 73 #define USB2PHY1_R      63
 74 #define USB2PHY2_R      64
 75 #define USB3DR_R        65
 76 #define USB3PCIEPHY_R   66
 77 #define USBTC_R         67
 78 #define ETHSW_R         68
 79 #define SDMMC1_R        69
 80 #define SDMMC1DLL_R     70
 81 #define SDMMC2_R        71
 82 #define SDMMC2DLL_R     72
 83 #define SDMMC3_R        73
 84 #define SDMMC3DLL_R     74
 85 #define GPU_R           75
 86 #define LTDC_R          76
 87 #define DSI_R           77
 88 #define LVDS_R          78
 89 #define CSI_R           79
 90 #define DCMIPP_R        80
 91 #define CCI_R           81
 92 #define VDEC_R          82
 93 #define VENC_R          83
 94 #define WWDG1_R         84
 95 #define WWDG2_R         85
 96 #define VREF_R          86
 97 #define DTS_R           87
 98 #define CRC_R           88
 99 #define SERC_R          89
100 #define OSPIIOM_R       90
101 #define I3C1_R          91
102 #define I3C2_R          92
103 #define I3C3_R          93
104 #define I3C4_R          94
105 #define IWDG2_KER_R     95
106 #define IWDG4_KER_R     96
107 #define RNG_R           97
108 #define PKA_R           98
109 #define SAES_R          99
110 #define HASH_R          100
111 #define CRYP1_R         101
112 #define CRYP2_R         102
113 #define PCIE_R          103
114 #define OSPI1_R         104
115 #define OSPI1DLL_R      105
116 #define OSPI2_R         106
117 #define OSPI2DLL_R      107
118 #define FMC_R           108
119 #define DBG_R           109
120 #define GPIOA_R         110
121 #define GPIOB_R         111
122 #define GPIOC_R         112
123 #define GPIOD_R         113
124 #define GPIOE_R         114
125 #define GPIOF_R         115
126 #define GPIOG_R         116
127 #define GPIOH_R         117
128 #define GPIOI_R         118
129 #define GPIOJ_R         119
130 #define GPIOK_R         120
131 #define GPIOZ_R         121
132 #define HPDMA1_R        122
133 #define HPDMA2_R        123
134 #define HPDMA3_R        124
135 #define LPDMA_R         125
136 #define HSEM_R          126
137 #define IPCC1_R         127
138 #define IPCC2_R         128
139 #define C2_HOLDBOOT_R   129
140 #define C1_HOLDBOOT_R   130
141 #define C1_R            131
142 #define C1P1POR_R       132
143 #define C1P1_R          133
144 #define C2_R            134
145 #define C3_R            135
146 #define SYS_R           136
147 #define VSW_R           137
148 #define C1MS_R          138
149 #define DDRCP_R         139
150 #define DDRCAPB_R       140
151 #define DDRPHYCAPB_R    141
152 #define DDRCFG_R        142
153 #define DDR_R           143
154 
155 #define STM32MP25_LAST_RESET    144
156 
157 #define RST_SCMI_C1_R           0
158 #define RST_SCMI_C2_R           1
159 #define RST_SCMI_C1_HOLDBOOT_R  2
160 #define RST_SCMI_C2_HOLDBOOT_R  3
161 #define RST_SCMI_FMC            4
162 #define RST_SCMI_OSPI1          5
163 #define RST_SCMI_OSPI1DLL       6
164 #define RST_SCMI_OSPI2          7
165 #define RST_SCMI_OSPI2DLL       8
166 
167 #endif /* _DT_BINDINGS_STM32MP25_RESET_H_ */
168 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php