~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/include/linux/reset/reset-simple.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0-or-later */
  2 /*
  3  * Simple Reset Controller ops
  4  *
  5  * Based on Allwinner SoCs Reset Controller driver
  6  *
  7  * Copyright 2013 Maxime Ripard
  8  *
  9  * Maxime Ripard <maxime.ripard@free-electrons.com>
 10  */
 11 
 12 #ifndef __RESET_SIMPLE_H__
 13 #define __RESET_SIMPLE_H__
 14 
 15 #include <linux/io.h>
 16 #include <linux/reset-controller.h>
 17 #include <linux/spinlock.h>
 18 
 19 /**
 20  * struct reset_simple_data - driver data for simple reset controllers
 21  * @lock: spinlock to protect registers during read-modify-write cycles
 22  * @membase: memory mapped I/O register range
 23  * @rcdev: reset controller device base structure
 24  * @active_low: if true, bits are cleared to assert the reset. Otherwise, bits
 25  *              are set to assert the reset. Note that this says nothing about
 26  *              the voltage level of the actual reset line.
 27  * @status_active_low: if true, bits read back as cleared while the reset is
 28  *                     asserted. Otherwise, bits read back as set while the
 29  *                     reset is asserted.
 30  * @reset_us: Minimum delay in microseconds needed that needs to be
 31  *            waited for between an assert and a deassert to reset the
 32  *            device. If multiple consumers with different delay
 33  *            requirements are connected to this controller, it must
 34  *            be the largest minimum delay. 0 means that such a delay is
 35  *            unknown and the reset operation is unsupported.
 36  */
 37 struct reset_simple_data {
 38         spinlock_t                      lock;
 39         void __iomem                    *membase;
 40         struct reset_controller_dev     rcdev;
 41         bool                            active_low;
 42         bool                            status_active_low;
 43         unsigned int                    reset_us;
 44 };
 45 
 46 extern const struct reset_control_ops reset_simple_ops;
 47 
 48 #endif /* __RESET_SIMPLE_H__ */
 49 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php