~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/amlogic/meson-g12a.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
  2 /*
  3  * Copyright (c) 2018 Amlogic, Inc. All rights reserved.
  4  */
  5 
  6 #include "meson-g12.dtsi"
  7 
  8 / {
  9         compatible = "amlogic,g12a";
 10 
 11         cpus {
 12                 #address-cells = <0x2>;
 13                 #size-cells = <0x0>;
 14 
 15                 cpu0: cpu@0 {
 16                         device_type = "cpu";
 17                         compatible = "arm,cortex-a53";
 18                         reg = <0x0 0x0>;
 19                         enable-method = "psci";
 20                         next-level-cache = <&l2>;
 21                         #cooling-cells = <2>;
 22                 };
 23 
 24                 cpu1: cpu@1 {
 25                         device_type = "cpu";
 26                         compatible = "arm,cortex-a53";
 27                         reg = <0x0 0x1>;
 28                         enable-method = "psci";
 29                         next-level-cache = <&l2>;
 30                         #cooling-cells = <2>;
 31                 };
 32 
 33                 cpu2: cpu@2 {
 34                         device_type = "cpu";
 35                         compatible = "arm,cortex-a53";
 36                         reg = <0x0 0x2>;
 37                         enable-method = "psci";
 38                         next-level-cache = <&l2>;
 39                         #cooling-cells = <2>;
 40                 };
 41 
 42                 cpu3: cpu@3 {
 43                         device_type = "cpu";
 44                         compatible = "arm,cortex-a53";
 45                         reg = <0x0 0x3>;
 46                         enable-method = "psci";
 47                         next-level-cache = <&l2>;
 48                         #cooling-cells = <2>;
 49                 };
 50 
 51                 l2: l2-cache0 {
 52                         compatible = "cache";
 53                         cache-level = <2>;
 54                         cache-unified;
 55                 };
 56         };
 57 
 58         cpu_opp_table: opp-table {
 59                 compatible = "operating-points-v2";
 60                 opp-shared;
 61 
 62                 opp-1000000000 {
 63                         opp-hz = /bits/ 64 <1000000000>;
 64                         opp-microvolt = <731000>;
 65                 };
 66 
 67                 opp-1200000000 {
 68                         opp-hz = /bits/ 64 <1200000000>;
 69                         opp-microvolt = <731000>;
 70                 };
 71 
 72                 opp-1398000000 {
 73                         opp-hz = /bits/ 64 <1398000000>;
 74                         opp-microvolt = <761000>;
 75                 };
 76 
 77                 opp-1512000000 {
 78                         opp-hz = /bits/ 64 <1512000000>;
 79                         opp-microvolt = <791000>;
 80                 };
 81 
 82                 opp-1608000000 {
 83                         opp-hz = /bits/ 64 <1608000000>;
 84                         opp-microvolt = <831000>;
 85                 };
 86 
 87                 opp-1704000000 {
 88                         opp-hz = /bits/ 64 <1704000000>;
 89                         opp-microvolt = <861000>;
 90                 };
 91 
 92                 opp-1800000000 {
 93                         opp-hz = /bits/ 64 <1800000000>;
 94                         opp-microvolt = <981000>;
 95                 };
 96         };
 97 };
 98 
 99 &cpu_thermal {
100         cooling-maps {
101                 map0 {
102                         trip = <&cpu_passive>;
103                         cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
104                                         <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
105                                         <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
106                                         <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
107                 };
108 
109                 map1 {
110                         trip = <&cpu_hot>;
111                         cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
112                                         <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
113                                         <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
114                                         <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
115                 };
116         };
117 };
118 
119 &pmu {
120         compatible = "amlogic,g12a-ddr-pmu";
121 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php