~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/nuvoton/nuvoton-npcm845.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0
  2 // Copyright (c) 2021 Nuvoton Technology tomer.maimon@nuvoton.com
  3 
  4 #include "nuvoton-common-npcm8xx.dtsi"
  5 
  6 / {
  7         #address-cells = <2>;
  8         #size-cells = <2>;
  9 
 10         cpus {
 11                 #address-cells = <2>;
 12                 #size-cells = <0>;
 13 
 14                 cpu0: cpu@0 {
 15                         device_type = "cpu";
 16                         compatible = "arm,cortex-a35";
 17                         clocks = <&clk NPCM8XX_CLK_CPU>;
 18                         reg = <0x0 0x0>;
 19                         next-level-cache = <&l2>;
 20                         enable-method = "psci";
 21                 };
 22 
 23                 cpu1: cpu@1 {
 24                         device_type = "cpu";
 25                         compatible = "arm,cortex-a35";
 26                         clocks = <&clk NPCM8XX_CLK_CPU>;
 27                         reg = <0x0 0x1>;
 28                         next-level-cache = <&l2>;
 29                         enable-method = "psci";
 30                 };
 31 
 32                 cpu2: cpu@2 {
 33                         device_type = "cpu";
 34                         compatible = "arm,cortex-a35";
 35                         clocks = <&clk NPCM8XX_CLK_CPU>;
 36                         reg = <0x0 0x2>;
 37                         next-level-cache = <&l2>;
 38                         enable-method = "psci";
 39                 };
 40 
 41                 cpu3: cpu@3 {
 42                         device_type = "cpu";
 43                         compatible = "arm,cortex-a35";
 44                         clocks = <&clk NPCM8XX_CLK_CPU>;
 45                         reg = <0x0 0x3>;
 46                         next-level-cache = <&l2>;
 47                         enable-method = "psci";
 48                 };
 49 
 50                 l2: l2-cache {
 51                         compatible = "cache";
 52                         cache-level = <2>;
 53                         cache-unified;
 54                 };
 55         };
 56 
 57         arm-pmu {
 58                 compatible = "arm,cortex-a35-pmu";
 59                 interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH>,
 60                              <GIC_SPI 243 IRQ_TYPE_LEVEL_HIGH>,
 61                              <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
 62                              <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>;
 63                 interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 64         };
 65 
 66         psci {
 67                 compatible      = "arm,psci-1.0";
 68                 method          = "smc";
 69         };
 70 
 71         timer {
 72                 compatible = "arm,armv8-timer";
 73                 interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 74                              <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 75                              <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
 76                              <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
 77         };
 78 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php