~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/ti/k3-am62a7.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
  2 /*
  3  * Device Tree Source for AM62A7 SoC family in Quad core configuration
  4  *
  5  * TRM: https://www.ti.com/lit/zip/spruj16
  6  *
  7  * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
  8  */
  9 
 10 /dts-v1/;
 11 
 12 #include "k3-am62a.dtsi"
 13 
 14 / {
 15         cpus {
 16                 #address-cells = <1>;
 17                 #size-cells = <0>;
 18 
 19                 cpu-map {
 20                         cluster0: cluster0 {
 21                                 core0 {
 22                                         cpu = <&cpu0>;
 23                                 };
 24 
 25                                 core1 {
 26                                         cpu = <&cpu1>;
 27                                 };
 28 
 29                                 core2 {
 30                                         cpu = <&cpu2>;
 31                                 };
 32 
 33                                 core3 {
 34                                         cpu = <&cpu3>;
 35                                 };
 36                         };
 37                 };
 38 
 39                 cpu0: cpu@0 {
 40                         compatible = "arm,cortex-a53";
 41                         reg = <0x000>;
 42                         device_type = "cpu";
 43                         enable-method = "psci";
 44                         i-cache-size = <0x8000>;
 45                         i-cache-line-size = <64>;
 46                         i-cache-sets = <256>;
 47                         d-cache-size = <0x8000>;
 48                         d-cache-line-size = <64>;
 49                         d-cache-sets = <128>;
 50                         next-level-cache = <&L2_0>;
 51                 };
 52 
 53                 cpu1: cpu@1 {
 54                         compatible = "arm,cortex-a53";
 55                         reg = <0x001>;
 56                         device_type = "cpu";
 57                         enable-method = "psci";
 58                         i-cache-size = <0x8000>;
 59                         i-cache-line-size = <64>;
 60                         i-cache-sets = <256>;
 61                         d-cache-size = <0x8000>;
 62                         d-cache-line-size = <64>;
 63                         d-cache-sets = <128>;
 64                         next-level-cache = <&L2_0>;
 65                 };
 66 
 67                 cpu2: cpu@2 {
 68                         compatible = "arm,cortex-a53";
 69                         reg = <0x002>;
 70                         device_type = "cpu";
 71                         enable-method = "psci";
 72                         i-cache-size = <0x8000>;
 73                         i-cache-line-size = <64>;
 74                         i-cache-sets = <256>;
 75                         d-cache-size = <0x8000>;
 76                         d-cache-line-size = <64>;
 77                         d-cache-sets = <128>;
 78                         next-level-cache = <&L2_0>;
 79                 };
 80 
 81                 cpu3: cpu@3 {
 82                         compatible = "arm,cortex-a53";
 83                         reg = <0x003>;
 84                         device_type = "cpu";
 85                         enable-method = "psci";
 86                         i-cache-size = <0x8000>;
 87                         i-cache-line-size = <64>;
 88                         i-cache-sets = <256>;
 89                         d-cache-size = <0x8000>;
 90                         d-cache-line-size = <64>;
 91                         d-cache-sets = <128>;
 92                         next-level-cache = <&L2_0>;
 93                 };
 94         };
 95 
 96         L2_0: l2-cache0 {
 97                 compatible = "cache";
 98                 cache-unified;
 99                 cache-level = <2>;
100                 cache-size = <0x80000>;
101                 cache-line-size = <64>;
102                 cache-sets = <512>;
103         };
104 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php