~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/ti/k3-am65.dtsi

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
  2 /*
  3  * Device Tree Source for AM6 SoC Family
  4  *
  5  * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
  6  */
  7 
  8 #include <dt-bindings/gpio/gpio.h>
  9 #include <dt-bindings/interrupt-controller/irq.h>
 10 #include <dt-bindings/interrupt-controller/arm-gic.h>
 11 #include <dt-bindings/soc/ti,sci_pm_domain.h>
 12 
 13 #include "k3-pinctrl.h"
 14 
 15 / {
 16         model = "Texas Instruments K3 AM654 SoC";
 17         compatible = "ti,am654";
 18         interrupt-parent = <&gic500>;
 19         #address-cells = <2>;
 20         #size-cells = <2>;
 21 
 22         chosen { };
 23 
 24         firmware {
 25                 optee {
 26                         compatible = "linaro,optee-tz";
 27                         method = "smc";
 28                 };
 29 
 30                 psci: psci {
 31                         compatible = "arm,psci-1.0";
 32                         method = "smc";
 33                 };
 34         };
 35 
 36         a53_timer0: timer-cl0-cpu0 {
 37                 compatible = "arm,armv8-timer";
 38                 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
 39                              <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
 40                              <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
 41                              <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
 42         };
 43 
 44         pmu: pmu {
 45                 compatible = "arm,cortex-a53-pmu";
 46                 /* Recommendation from GIC500 TRM Table A.3 */
 47                 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
 48         };
 49 
 50         cbass_main: bus@100000 {
 51                 compatible = "simple-bus";
 52                 #address-cells = <2>;
 53                 #size-cells = <2>;
 54                 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
 55                          <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */
 56                          <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>, /* serdes */
 57                          <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>, /* Most peripherals */
 58                          <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>, /* MAIN NAVSS */
 59                          <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>, /* MSMC SRAM */
 60                          <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>, /* PCIe DAT */
 61                          /* MCUSS Range */
 62                          <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
 63                          <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
 64                          <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
 65                          <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
 66                          <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
 67                          <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>,
 68                          <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
 69                          <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
 70                          <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
 71                          <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
 72                          <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
 73                          <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>, /* A53 PERIPHBASE */
 74                          <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>,
 75                          <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>;
 76 
 77                 cbass_mcu: bus@28380000 {
 78                         compatible = "simple-bus";
 79                         #address-cells = <2>;
 80                         #size-cells = <2>;
 81                         ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
 82                                  <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>, /* First peripheral window */
 83                                  <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
 84                                  <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
 85                                  <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
 86                                  <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00080000>, /* MCU SRAM */
 87                                  <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP */
 88                                  <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */
 89                                  <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */
 90                                  <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI space 1 */
 91                                  <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS data region 1 */
 92                                  <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>; /* FSS data region 0/3 */
 93 
 94                         cbass_wakeup: bus@42040000 {
 95                                 compatible = "simple-bus";
 96                                 #address-cells = <1>;
 97                                 #size-cells = <1>;
 98                                 /* WKUP  Basic peripherals */
 99                                 ranges = <0x42040000 0x00 0x42040000 0x03ac2400>;
100                         };
101                 };
102         };
103 };
104 
105 /* Now include the peripherals for each bus segments */
106 #include "k3-am65-main.dtsi"
107 #include "k3-am65-mcu.dtsi"
108 #include "k3-am65-wakeup.dtsi"

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php