1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
2 /*
3 * Device Tree Source for J721E SoC Family
4 *
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
6 */
7
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/soc/ti,sci_pm_domain.h>
11
12 #include "k3-pinctrl.h"
13
14 / {
15 model = "Texas Instruments K3 J721E SoC";
16 compatible = "ti,j721e";
17 interrupt-parent = <&gic500>;
18 #address-cells = <2>;
19 #size-cells = <2>;
20
21 chosen { };
22
23 cpus {
24 #address-cells = <1>;
25 #size-cells = <0>;
26 cpu-map {
27 cluster0: cluster0 {
28 core0 {
29 cpu = <&cpu0>;
30 };
31
32 core1 {
33 cpu = <&cpu1>;
34 };
35 };
36
37 };
38
39 cpu0: cpu@0 {
40 compatible = "arm,cortex-a72";
41 reg = <0x000>;
42 device_type = "cpu";
43 enable-method = "psci";
44 i-cache-size = <0xC000>;
45 i-cache-line-size = <64>;
46 i-cache-sets = <256>;
47 d-cache-size = <0x8000>;
48 d-cache-line-size = <64>;
49 d-cache-sets = <256>;
50 next-level-cache = <&L2_0>;
51 };
52
53 cpu1: cpu@1 {
54 compatible = "arm,cortex-a72";
55 reg = <0x001>;
56 device_type = "cpu";
57 enable-method = "psci";
58 i-cache-size = <0xC000>;
59 i-cache-line-size = <64>;
60 i-cache-sets = <256>;
61 d-cache-size = <0x8000>;
62 d-cache-line-size = <64>;
63 d-cache-sets = <256>;
64 next-level-cache = <&L2_0>;
65 };
66 };
67
68 L2_0: l2-cache0 {
69 compatible = "cache";
70 cache-level = <2>;
71 cache-unified;
72 cache-size = <0x100000>;
73 cache-line-size = <64>;
74 cache-sets = <1024>;
75 next-level-cache = <&msmc_l3>;
76 };
77
78 msmc_l3: l3-cache0 {
79 compatible = "cache";
80 cache-level = <3>;
81 cache-unified;
82 };
83
84 firmware {
85 optee {
86 compatible = "linaro,optee-tz";
87 method = "smc";
88 };
89
90 psci: psci {
91 compatible = "arm,psci-1.0";
92 method = "smc";
93 };
94 };
95
96 a72_timer0: timer-cl0-cpu0 {
97 compatible = "arm,armv8-timer";
98 interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* cntpsirq */
99 <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* cntpnsirq */
100 <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* cntvirq */
101 <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* cnthpirq */
102 };
103
104 pmu: pmu {
105 compatible = "arm,cortex-a72-pmu";
106 /* Recommendation from GIC500 TRM Table A.3 */
107 interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
108 };
109
110 cbass_main: bus@100000 {
111 compatible = "simple-bus";
112 #address-cells = <2>;
113 #size-cells = <2>;
114 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
115 <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>, /* GPIO */
116 <0x00 0x00700000 0x00 0x00700000 0x00 0x00001000>, /* ESM */
117 <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>, /* serdes */
118 <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>, /* timesync router */
119 <0x00 0x06000000 0x00 0x06000000 0x00 0x00400000>, /* USBSS0 */
120 <0x00 0x06400000 0x00 0x06400000 0x00 0x00400000>, /* USBSS1 */
121 <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>, /* Most peripherals */
122 <0x00 0x0c000000 0x00 0x0c000000 0x00 0x0d000000>, /* CPSW9G */
123 <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>, /* MAIN NAVSS */
124 <0x00 0x0d000000 0x00 0x0d000000 0x00 0x01800000>, /* PCIe Core*/
125 <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01800000>, /* PCIe Core*/
126 <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>, /* PCIe DAT */
127 <0x00 0x64800000 0x00 0x64800000 0x00 0x00800000>, /* C71 */
128 <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>, /* A72 PERIPHBASE */
129 <0x44 0x00000000 0x44 0x00000000 0x00 0x08000000>, /* PCIe2 DAT */
130 <0x44 0x10000000 0x44 0x10000000 0x00 0x08000000>, /* PCIe3 DAT */
131 <0x4d 0x80800000 0x4d 0x80800000 0x00 0x00800000>, /* C66_0 */
132 <0x4d 0x81800000 0x4d 0x81800000 0x00 0x00800000>, /* C66_1 */
133 <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>, /* GPU */
134 <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>, /* MSMC RAM */
135
136 /* MCUSS_WKUP Range */
137 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
138 <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
139 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
140 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
141 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
142 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
143 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
144 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
145 <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
146 <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
147 <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
148 <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>;
149
150 cbass_mcu_wakeup: bus@28380000 {
151 compatible = "simple-bus";
152 #address-cells = <2>;
153 #size-cells = <2>;
154 ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>, /* MCU NAVSS*/
155 <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>, /* First peripheral window */
156 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
157 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
158 <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>, /* MCU R5F Core1 */
159 <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>, /* MCU SRAM */
160 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>, /* WKUP peripheral window */
161 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>, /* MMRs, remaining NAVSS */
162 <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>, /* CPSW */
163 <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, /* OSPI register space */
164 <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>, /* FSS data region 1 */
165 <0x04 0x00000000 0x04 0x00000000 0x04 0x00000000>; /* FSS data region 0/3 */
166 };
167 };
168
169 #include "k3-j721e-thermal.dtsi"
170 };
171
172 /* Now include the peripherals for each bus segments */
173 #include "k3-j721e-main.dtsi"
174 #include "k3-j721e-mcu-wakeup.dtsi"
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.