~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/arm64/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0-only OR MIT */
  2 /**
  3  * DT Overlay for CPSW9G in QSGMII mode using J7 Quad Port ETH EXP Add-On Ethernet Card with
  4  * J784S4 EVM. The Add-On Ethernet Card has to be connected to ENET Expansion 1 slot on the
  5  * board.
  6  *
  7  * Product Datasheet: https://www.ti.com/lit/ug/spruj74/spruj74.pdf
  8  *
  9  * Link to QSGMII Daughtercard: https://www.ti.com/tool/J721EXENETXPANEVM
 10  *
 11  * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/
 12  */
 13 
 14 /dts-v1/;
 15 /plugin/;
 16 
 17 #include <dt-bindings/gpio/gpio.h>
 18 #include <dt-bindings/phy/phy-cadence.h>
 19 #include <dt-bindings/phy/phy.h>
 20 
 21 #include "k3-pinctrl.h"
 22 #include "k3-serdes.h"
 23 
 24 &{/} {
 25         aliases {
 26                 ethernet1 = "/bus@100000/ethernet@c000000/ethernet-ports/port@5";
 27                 ethernet2 = "/bus@100000/ethernet@c000000/ethernet-ports/port@6";
 28                 ethernet3 = "/bus@100000/ethernet@c000000/ethernet-ports/port@7";
 29                 ethernet4 = "/bus@100000/ethernet@c000000/ethernet-ports/port@8";
 30                 ethernet5 = "/bus@100000/ethernet@c200000/ethernet-ports/port@1";
 31         };
 32 };
 33 
 34 &main_cpsw0 {
 35         status = "okay";
 36 };
 37 
 38 &main_cpsw0_port5 {
 39         phy-handle = <&cpsw9g_phy1>;
 40         phy-mode = "qsgmii";
 41         mac-address = [00 00 00 00 00 00];
 42         phys = <&cpsw0_phy_gmii_sel 5>, <&serdes2_qsgmii_link>;
 43         phy-names = "mac", "serdes";
 44         status = "okay";
 45 };
 46 
 47 &main_cpsw0_port6 {
 48         phy-handle = <&cpsw9g_phy2>;
 49         phy-mode = "qsgmii";
 50         mac-address = [00 00 00 00 00 00];
 51         phys = <&cpsw0_phy_gmii_sel 6>, <&serdes2_qsgmii_link>;
 52         phy-names = "mac", "serdes";
 53         status = "okay";
 54 };
 55 
 56 &main_cpsw0_port7 {
 57         phy-handle = <&cpsw9g_phy0>;
 58         phy-mode = "qsgmii";
 59         mac-address = [00 00 00 00 00 00];
 60         phys = <&cpsw0_phy_gmii_sel 7>, <&serdes2_qsgmii_link>;
 61         phy-names = "mac", "serdes";
 62         status = "okay";
 63 };
 64 
 65 &main_cpsw0_port8 {
 66         phy-handle = <&cpsw9g_phy3>;
 67         phy-mode = "qsgmii";
 68         mac-address = [00 00 00 00 00 00];
 69         phys = <&cpsw0_phy_gmii_sel 8>, <&serdes2_qsgmii_link>;
 70         phy-names = "mac", "serdes";
 71         status = "okay";
 72 };
 73 
 74 &main_cpsw0_mdio {
 75         pinctrl-names = "default";
 76         pinctrl-0 = <&mdio0_default_pins>;
 77         bus_freq = <1000000>;
 78         reset-gpios = <&exp2 17 GPIO_ACTIVE_LOW>;
 79         reset-post-delay-us = <120000>;
 80         #address-cells = <1>;
 81         #size-cells = <0>;
 82         status = "okay";
 83 
 84         cpsw9g_phy0: ethernet-phy@16 {
 85                 reg = <16>;
 86         };
 87         cpsw9g_phy1: ethernet-phy@17 {
 88                 reg = <17>;
 89         };
 90         cpsw9g_phy2: ethernet-phy@18 {
 91                 reg = <18>;
 92         };
 93         cpsw9g_phy3: ethernet-phy@19 {
 94                 reg = <19>;
 95         };
 96 };
 97 
 98 &exp2 {
 99         /* Power-up ENET1 EXPANDER PHY. */
100         qsgmii-line-hog {
101                 gpio-hog;
102                 gpios = <16 GPIO_ACTIVE_HIGH>;
103                 output-low;
104         };
105 
106         /* Toggle MUX2 for MDIO lines */
107         mux-sel-hog {
108                 gpio-hog;
109                 gpios = <13 GPIO_ACTIVE_HIGH>, <14 GPIO_ACTIVE_HIGH>, <15 GPIO_ACTIVE_HIGH>;
110                 output-high;
111         };
112 };
113 
114 &main_pmx0 {
115         mdio0_default_pins: mdio0-default-pins {
116                 pinctrl-single,pins = <
117                         J784S4_IOPAD(0x05c, PIN_INPUT, 4) /* (AC36) MCASP2_AXR0.MDIO1_MDIO */
118                         J784S4_IOPAD(0x058, PIN_INPUT, 4) /* (AE37) MCASP2_AFSX.MDIO1_MDC */
119                 >;
120         };
121 };
122 
123 &serdes_ln_ctrl {
124         idle-states = <J784S4_SERDES0_LANE0_PCIE1_LANE0>, <J784S4_SERDES0_LANE1_PCIE1_LANE1>,
125                       <J784S4_SERDES0_LANE2_IP3_UNUSED>, <J784S4_SERDES0_LANE3_USB>,
126                       <J784S4_SERDES1_LANE0_PCIE0_LANE0>, <J784S4_SERDES1_LANE1_PCIE0_LANE1>,
127                       <J784S4_SERDES1_LANE2_PCIE0_LANE2>, <J784S4_SERDES1_LANE3_PCIE0_LANE3>,
128                       <J784S4_SERDES2_LANE0_QSGMII_LANE5>, <J784S4_SERDES2_LANE1_QSGMII_LANE6>,
129                       <J784S4_SERDES2_LANE2_QSGMII_LANE7>, <J784S4_SERDES2_LANE3_QSGMII_LANE8>;
130 };
131 
132 &serdes_wiz2 {
133         status = "okay";
134 };
135 
136 &serdes2 {
137         #address-cells = <1>;
138         #size-cells = <0>;
139         status = "okay";
140         serdes2_qsgmii_link: phy@0 {
141                 reg = <2>;
142                 cdns,num-lanes = <1>;
143                 #phy-cells = <0>;
144                 cdns,phy-type = <PHY_TYPE_QSGMII>;
145                 resets = <&serdes_wiz2 3>;
146         };
147 };

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php