~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sc8280xp.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2 /*
  3  * Copyright (c) 2021, The Linux Foundation. All rights reserved.
  4  */
  5 
  6 #ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SC8280XP_H
  7 #define _DT_BINDINGS_CLK_QCOM_DISP_CC_SC8280XP_H
  8 
  9 /* DISPCC clocks */
 10 #define DISP_CC_PLL0                                    0
 11 #define DISP_CC_PLL1                                    1
 12 #define DISP_CC_PLL1_OUT_EVEN                           2
 13 #define DISP_CC_PLL2                                    3
 14 #define DISP_CC_MDSS_AHB1_CLK                           4
 15 #define DISP_CC_MDSS_AHB_CLK                            5
 16 #define DISP_CC_MDSS_AHB_CLK_SRC                        6
 17 #define DISP_CC_MDSS_BYTE0_CLK                          7
 18 #define DISP_CC_MDSS_BYTE0_CLK_SRC                      8
 19 #define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC                  9
 20 #define DISP_CC_MDSS_BYTE0_INTF_CLK                     10
 21 #define DISP_CC_MDSS_BYTE1_CLK                          11
 22 #define DISP_CC_MDSS_BYTE1_CLK_SRC                      12
 23 #define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC                  13
 24 #define DISP_CC_MDSS_BYTE1_INTF_CLK                     14
 25 #define DISP_CC_MDSS_DPTX0_AUX_CLK                      15
 26 #define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC                  16
 27 #define DISP_CC_MDSS_DPTX0_LINK_CLK                     17
 28 #define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC                 18
 29 #define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC             19
 30 #define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK                20
 31 #define DISP_CC_MDSS_DPTX0_PIXEL0_CLK                   21
 32 #define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC               22
 33 #define DISP_CC_MDSS_DPTX0_PIXEL1_CLK                   23
 34 #define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC               24
 35 #define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK     25
 36 #define DISP_CC_MDSS_DPTX1_AUX_CLK                      26
 37 #define DISP_CC_MDSS_DPTX1_AUX_CLK_SRC                  27
 38 #define DISP_CC_MDSS_DPTX1_LINK_CLK                     28
 39 #define DISP_CC_MDSS_DPTX1_LINK_CLK_SRC                 29
 40 #define DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC             30
 41 #define DISP_CC_MDSS_DPTX1_LINK_INTF_CLK                31
 42 #define DISP_CC_MDSS_DPTX1_PIXEL0_CLK                   32
 43 #define DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC               33
 44 #define DISP_CC_MDSS_DPTX1_PIXEL1_CLK                   34
 45 #define DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC               35
 46 #define DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK     36
 47 #define DISP_CC_MDSS_DPTX2_AUX_CLK                      37
 48 #define DISP_CC_MDSS_DPTX2_AUX_CLK_SRC                  38
 49 #define DISP_CC_MDSS_DPTX2_LINK_CLK                     39
 50 #define DISP_CC_MDSS_DPTX2_LINK_CLK_SRC                 40
 51 #define DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC             41
 52 #define DISP_CC_MDSS_DPTX2_LINK_INTF_CLK                42
 53 #define DISP_CC_MDSS_DPTX2_PIXEL0_CLK                   43
 54 #define DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC               44
 55 #define DISP_CC_MDSS_DPTX2_PIXEL1_CLK                   45
 56 #define DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC               46
 57 #define DISP_CC_MDSS_DPTX3_AUX_CLK                      47
 58 #define DISP_CC_MDSS_DPTX3_AUX_CLK_SRC                  48
 59 #define DISP_CC_MDSS_DPTX3_LINK_CLK                     49
 60 #define DISP_CC_MDSS_DPTX3_LINK_CLK_SRC                 50
 61 #define DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC             51
 62 #define DISP_CC_MDSS_DPTX3_LINK_INTF_CLK                52
 63 #define DISP_CC_MDSS_DPTX3_PIXEL0_CLK                   53
 64 #define DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC               54
 65 #define DISP_CC_MDSS_ESC0_CLK                           55
 66 #define DISP_CC_MDSS_ESC0_CLK_SRC                       56
 67 #define DISP_CC_MDSS_ESC1_CLK                           57
 68 #define DISP_CC_MDSS_ESC1_CLK_SRC                       58
 69 #define DISP_CC_MDSS_MDP1_CLK                           59
 70 #define DISP_CC_MDSS_MDP_CLK                            60
 71 #define DISP_CC_MDSS_MDP_CLK_SRC                        61
 72 #define DISP_CC_MDSS_MDP_LUT1_CLK                       62
 73 #define DISP_CC_MDSS_MDP_LUT_CLK                        63
 74 #define DISP_CC_MDSS_NON_GDSC_AHB_CLK                   64
 75 #define DISP_CC_MDSS_PCLK0_CLK                          65
 76 #define DISP_CC_MDSS_PCLK0_CLK_SRC                      66
 77 #define DISP_CC_MDSS_PCLK1_CLK                          67
 78 #define DISP_CC_MDSS_PCLK1_CLK_SRC                      68
 79 #define DISP_CC_MDSS_ROT1_CLK                           69
 80 #define DISP_CC_MDSS_ROT_CLK                            70
 81 #define DISP_CC_MDSS_ROT_CLK_SRC                        71
 82 #define DISP_CC_MDSS_RSCC_AHB_CLK                       72
 83 #define DISP_CC_MDSS_RSCC_VSYNC_CLK                     73
 84 #define DISP_CC_MDSS_VSYNC1_CLK                         74
 85 #define DISP_CC_MDSS_VSYNC_CLK                          75
 86 #define DISP_CC_MDSS_VSYNC_CLK_SRC                      76
 87 #define DISP_CC_SLEEP_CLK                               77
 88 #define DISP_CC_SLEEP_CLK_SRC                           78
 89 #define DISP_CC_XO_CLK                                  79
 90 #define DISP_CC_XO_CLK_SRC                              80
 91 
 92 /* DISPCC resets */
 93 #define DISP_CC_MDSS_CORE_BCR                           0
 94 #define DISP_CC_MDSS_RSCC_BCR                           1
 95 
 96 /* DISPCC GDSCs */
 97 #define MDSS_GDSC                                       0
 98 #define MDSS_INT2_GDSC                                  1
 99 
100 #endif
101 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php