~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/scripts/dtc/include-prefixes/dt-bindings/reset/amlogic,meson-s4-reset.h

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
  2 /*
  3  * Copyright (c) 2021 Amlogic, Inc. All rights reserved.
  4  * Author: Zelong Dong <zelong.dong@amlogic.com>
  5  *
  6  */
  7 
  8 #ifndef _DT_BINDINGS_AMLOGIC_MESON_S4_RESET_H
  9 #define _DT_BINDINGS_AMLOGIC_MESON_S4_RESET_H
 10 
 11 /*      RESET0                                  */
 12 #define RESET_USB_DDR0                  0
 13 #define RESET_USB_DDR1                  1
 14 #define RESET_USB_DDR2                  2
 15 #define RESET_USB_DDR3                  3
 16 #define RESET_USBCTRL                   4
 17 /*                                      5-7     */
 18 #define RESET_USBPHY20                  8
 19 #define RESET_USBPHY21                  9
 20 /*                                      10-15   */
 21 #define RESET_HDMITX_APB                16
 22 #define RESET_BRG_VCBUS_DEC             17
 23 #define RESET_VCBUS                     18
 24 #define RESET_VID_PLL_DIV               19
 25 #define RESET_VDI6                      20
 26 #define RESET_GE2D                      21
 27 #define RESET_HDMITXPHY                 22
 28 #define RESET_VID_LOCK                  23
 29 #define RESET_VENCL                     24
 30 #define RESET_VDAC                      25
 31 #define RESET_VENCP                     26
 32 #define RESET_VENCI                     27
 33 #define RESET_RDMA                      28
 34 #define RESET_HDMI_TX                   29
 35 #define RESET_VIU                       30
 36 #define RESET_VENC                      31
 37 
 38 /*      RESET1                                  */
 39 #define RESET_AUDIO                     32
 40 #define RESET_MALI_APB                  33
 41 #define RESET_MALI                      34
 42 #define RESET_DDR_APB                   35
 43 #define RESET_DDR                       36
 44 #define RESET_DOS_APB                   37
 45 #define RESET_DOS                       38
 46 /*                                      39-47   */
 47 #define RESET_ETH                       48
 48 /*                                      49-51   */
 49 #define RESET_DEMOD                     52
 50 /*                                      53-63   */
 51 
 52 /*      RESET2                                  */
 53 #define RESET_ABUS_ARB                  64
 54 #define RESET_IR_CTRL                   65
 55 #define RESET_TEMPSENSOR_DDR            66
 56 #define RESET_TEMPSENSOR_PLL            67
 57 /*                                      68-71   */
 58 #define RESET_SMART_CARD                72
 59 #define RESET_SPICC0                    73
 60 /*                                      74      */
 61 #define RESET_RSA                       75
 62 /*                                      76-79   */
 63 #define RESET_MSR_CLK                   80
 64 #define RESET_SPIFC                     81
 65 #define RESET_SARADC                    82
 66 /*                                      83-87   */
 67 #define RESET_ACODEC                    88
 68 #define RESET_CEC                       89
 69 #define RESET_AFIFO                     90
 70 #define RESET_WATCHDOG                  91
 71 /*                                      92-95   */
 72 
 73 /*      RESET3                                  */
 74 /*                                      96-127  */
 75 
 76 /*      RESET4                                  */
 77 /*                                      128-131 */
 78 #define RESET_PWM_AB                    132
 79 #define RESET_PWM_CD                    133
 80 #define RESET_PWM_EF                    134
 81 #define RESET_PWM_GH                    135
 82 #define RESET_PWM_IJ                    136
 83 /*                                      137     */
 84 #define RESET_UART_A                    138
 85 #define RESET_UART_B                    139
 86 #define RESET_UART_C                    140
 87 #define RESET_UART_D                    141
 88 #define RESET_UART_E                    142
 89 /*                                      143     */
 90 #define RESET_I2C_S_A                   144
 91 #define RESET_I2C_M_A                   145
 92 #define RESET_I2C_M_B                   146
 93 #define RESET_I2C_M_C                   147
 94 #define RESET_I2C_M_D                   148
 95 #define RESET_I2C_M_E                   149
 96 /*                                      150-151 */
 97 #define RESET_SD_EMMC_A                 152
 98 #define RESET_SD_EMMC_B                 153
 99 #define RESET_NAND_EMMC                 154
100 /*                                      155-159 */
101 
102 /* RESET5 */
103 #define RESET_BRG_VDEC_PIPL0            160
104 #define RESET_BRG_HEVCF_PIPL0           161
105 /*                                      162     */
106 #define RESET_BRG_HCODEC_PIPL0          163
107 #define RESET_BRG_GE2D_PIPL0            164
108 #define RESET_BRG_VPU_PIPL0             165
109 #define RESET_BRG_CPU_PIPL0             166
110 #define RESET_BRG_MALI_PIPL0            167
111 /*                                      168     */
112 #define RESET_BRG_MALI_PIPL1            169
113 /*                                      170-171 */
114 #define RESET_BRG_HEVCF_PIPL1           172
115 #define RESET_BRG_HEVCB_PIPL1           173
116 /*                                      174-183 */
117 #define RESET_RAMA                      184
118 /*                                      185-186 */
119 #define RESET_BRG_NIC_VAPB              187
120 #define RESET_BRG_NIC_DSU               188
121 #define RESET_BRG_NIC_SYSCLK            189
122 #define RESET_BRG_NIC_MAIN              190
123 #define RESET_BRG_NIC_ALL               191
124 
125 #endif
126 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php