~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/sound/soc/codecs/max98520.h

Version: ~ [ linux-6.11-rc3 ] ~ [ linux-6.10.4 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.45 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.104 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.164 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.223 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.281 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.319 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.9 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 /* SPDX-License-Identifier: GPL-2.0 */
  2 /*
  3  * Copyright (c) 2021, Maxim Integrated.
  4  */
  5 
  6 #ifndef _MAX98520_H
  7 #define _MAX98520_H
  8 
  9 #define MAX98520_R2000_SW_RESET 0x2000
 10 #define MAX98520_R2001_STATUS_1 0x2001
 11 #define MAX98520_R2002_STATUS_2 0x2002
 12 #define MAX98520_R2020_THERM_WARN_THRESH 0x2020
 13 #define MAX98520_R2021_THERM_SHDN_THRESH 0x2021
 14 #define MAX98520_R2022_THERM_HYSTERESIS 0x2022
 15 #define MAX98520_R2023_THERM_FOLDBACK_SET 0x2023
 16 #define MAX98520_R2027_THERM_FOLDBACK_EN 0x2027
 17 #define MAX98520_R2030_CLK_MON_CTRL 0x2030
 18 #define MAX98520_R2037_ERR_MON_CTRL 0x2037
 19 #define MAX98520_R2040_PCM_MODE_CFG     0x2040
 20 #define MAX98520_R2041_PCM_CLK_SETUP 0x2041
 21 #define MAX98520_R2042_PCM_SR_SETUP 0x2042
 22 #define MAX98520_R2043_PCM_RX_SRC1 0x2043
 23 #define MAX98520_R2044_PCM_RX_SRC2 0x2044
 24 #define MAX98520_R204F_PCM_RX_EN 0x204F
 25 #define MAX98520_R2090_AMP_VOL_CTRL 0x2090
 26 #define MAX98520_R2091_AMP_PATH_GAIN 0x2091
 27 #define MAX98520_R2092_AMP_DSP_CFG 0x2092
 28 #define MAX98520_R2094_SSM_CFG 0x2094
 29 #define MAX98520_R2095_AMP_CFG 0x2095
 30 #define MAX98520_R209F_AMP_EN 0x209F
 31 #define MAX98520_R20B0_ADC_SR 0x20B0
 32 #define MAX98520_R20B1_ADC_RESOLUTION 0x20B1
 33 #define MAX98520_R20B2_ADC_PVDD0_CFG 0x20B2
 34 #define MAX98520_R20B3_ADC_THERMAL_CFG 0x20B3
 35 #define MAX98520_R20B4_ADC_READBACK_CTRL 0x20B4
 36 #define MAX98520_R20B5_ADC_READBACK_UPDATE 0x20B5
 37 #define MAX98520_R20B6_ADC_PVDD_READBACK_MSB 0x20B6
 38 #define MAX98520_R20B7_ADC_PVDD_READBACK_LSB 0x20B7
 39 #define MAX98520_R20B8_ADC_TEMP_READBACK_MSB 0x20B8
 40 #define MAX98520_R20B9_ADC_TEMP_READBACK_LSB 0x20B9
 41 #define MAX98520_R20BA_ADC_LOW_PVDD_READBACK_MSB 0x20BA
 42 #define MAX98520_R20BB_ADC_LOW_READBACK_LSB 0x20BB
 43 #define MAX98520_R20BC_ADC_HIGH_TEMP_READBACK_MSB 0x20BC
 44 #define MAX98520_R20BD_ADC_HIGH_TEMP_READBACK_LSB 0x20BD
 45 #define MAX98520_R20CF_MEAS_ADC_CFG 0x20CF
 46 #define MAX98520_R20D0_DHT_CFG1 0x20D0
 47 #define MAX98520_R20D1_LIMITER_CFG1 0x20D1
 48 #define MAX98520_R20D2_LIMITER_CFG2 0x20D2
 49 #define MAX98520_R20D3_DHT_CFG2 0x20D3
 50 #define MAX98520_R20D4_DHT_CFG3 0x20D4
 51 #define MAX98520_R20D5_DHT_CFG4 0x20D5
 52 #define MAX98520_R20D6_DHT_HYSTERESIS_CFG 0x20D6
 53 #define MAX98520_R20D8_DHT_EN 0x20D8
 54 #define MAX98520_R210E_AUTO_RESTART_BEHAVIOR 0x210E
 55 #define MAX98520_R210F_GLOBAL_EN 0x210F
 56 #define MAX98520_R2161_BOOST_TM1 0x2161
 57 #define MAX98520_R2162_BOOST_TM2 0x2162
 58 #define MAX98520_R2163_BOOST_TM3 0x2163
 59 #define MAX98520_R21FF_REVISION_ID 0x21FF
 60 
 61 /* MAX98520_R2030_CLK_MON_CTRL */
 62 #define MAX98520_CMON_AUTORESTART_SHIFT (0)
 63 
 64 /* MAX98520_R2037_ERR_MON_CTRL */
 65 #define MAX98520_CTRL_CMON_EN_SHIFT (0)
 66 
 67 /* MAX98520_R2040_PCM_MODE_CFG */
 68 #define MAX98520_PCM_MODE_CFG_FORMAT_MASK (0x7 << 3)
 69 #define MAX98520_PCM_MODE_CFG_FORMAT_SHIFT (3)
 70 #define MAX98520_PCM_TX_CH_INTERLEAVE_MASK (0x1 << 2)
 71 #define MAX98520_PCM_FORMAT_I2S (0x0 << 3)
 72 #define MAX98520_PCM_FORMAT_LJ (0x1 << 3)
 73 #define MAX98520_PCM_FORMAT_TDM_MODE0 (0x3 << 3)
 74 #define MAX98520_PCM_FORMAT_TDM_MODE1 (0x4 << 3)
 75 #define MAX98520_PCM_FORMAT_TDM_MODE2 (0x5 << 3)
 76 #define MAX98520_PCM_MODE_CFG_CHANSZ_MASK (0x3 << 6)
 77 #define MAX98520_PCM_MODE_CFG_CHANSZ_16 (0x1 << 6)
 78 #define MAX98520_PCM_MODE_CFG_CHANSZ_24 (0x2 << 6)
 79 #define MAX98520_PCM_MODE_CFG_CHANSZ_32 (0x3 << 6)
 80 
 81 /* MAX98520_R2041_PCM_CLK_SETUP */
 82 #define MAX98520_PCM_MODE_CFG_PCM_BCLKEDGE (0x1 << 4)
 83 #define MAX98520_PCM_CLK_SETUP_BSEL_MASK (0xF << 0)
 84 
 85 /* MAX98520_R2042_PCM_SR_SETUP */
 86 #define MAX98520_PCM_SR_SHIFT (0)
 87 #define MAX98520_IVADC_SR_SHIFT (4)
 88 #define MAX98520_PCM_SR_MASK (0xF << MAX98520_PCM_SR_SHIFT)
 89 #define MAX98520_IVADC_SR_MASK (0xF << MAX98520_IVADC_SR_SHIFT)
 90 #define MAX98520_PCM_SR_8000 (0x0)
 91 #define MAX98520_PCM_SR_11025 (0x1)
 92 #define MAX98520_PCM_SR_12000 (0x2)
 93 #define MAX98520_PCM_SR_16000 (0x3)
 94 #define MAX98520_PCM_SR_22050 (0x4)
 95 #define MAX98520_PCM_SR_24000 (0x5)
 96 #define MAX98520_PCM_SR_32000 (0x6)
 97 #define MAX98520_PCM_SR_44100 (0x7)
 98 #define MAX98520_PCM_SR_48000 (0x8)
 99 #define MAX98520_PCM_SR_88200 (0x9)
100 #define MAX98520_PCM_SR_96000 (0xA)
101 #define MAX98520_PCM_SR_176400 (0xB)
102 #define MAX98520_PCM_SR_192000 (0xC)
103 
104 /* MAX98520_R2044_PCM_RX_SRC2 */
105 #define MAX98520_PCM_DMIX_CH1_SHIFT (0xF << 0)
106 #define MAX98520_PCM_DMIX_CH0_SRC_MASK (0xF << 0)
107 #define MAX98520_PCM_DMIX_CH1_SRC_MASK (0xF << MAX98520_PCM_DMIX_CH1_SHIFT)
108 
109 /* MAX98520_R204F_PCM_RX_EN */
110 #define MAX98520_PCM_RX_EN_MASK (0x1 << 0)
111 #define MAX98520_PCM_RX_BYP_EN_MASK (0x1 << 1)
112 
113 /* MAX98520_R2092_AMP_DSP_CFG */
114 #define MAX98520_DSP_SPK_DCBLK_EN_SHIFT (0)
115 #define MAX98520_DSP_SPK_DITH_EN_SHIFT (1)
116 #define MAX98520_DSP_SPK_INVERT_SHIFT (2)
117 #define MAX98520_DSP_SPK_VOL_RMPUP_SHIFT (3)
118 #define MAX98520_DSP_SPK_VOL_RMPDN_SHIFT (4)
119 #define MAX98520_DSP_SPK_SAFE_EN_SHIFT (5)
120 
121 #define MAX98520_SPK_SAFE_EN_MASK (0x1 << MAX98520_DSP_SPK_SAFE_EN_SHIFT)
122 
123 /* MAX98520_R2094_SSM_CFG */
124 #define MAX98520_SSM_EN_SHIFT (0)
125 #define MAX98520_SSM_MOD_SHIFT (1)
126 #define MAX98520_SSM_RCVR_MODE_SHIFT (3)
127 
128 /* MAX98520_R2095_AMP_CFG */
129 #define MAX98520_CFG_DYN_MODE_SHIFT (4)
130 #define MAX98520_CFG_SPK_MODE_SHIFT (3)
131 
132 /* MAX98520_R20D0_DHT_CFG1 */
133 #define MAX98520_DHT_VROT_PNT_SHIFT     (0)
134 
135 /* MAX98520_R20D1_LIMITER_CFG1 */
136 #define MAX98520_DHT_SUPPLY_HR_SHIFT (0)
137 
138 /* MAX98520_R20D2_DHT_CFG2 */
139 #define MAX98520_DHT_LIMITER_MODE_SHIFT (0)
140 #define MAX98520_DHT_LIMITER_THRESHOLD_SHIFT (1)
141 
142 /* MAX98520_R20D3_DHT_CFG2 */
143 #define MAX98520_DHT_MAX_ATTEN_SHIFT (0)
144 
145 /* MAX98520_R20D6_DHT_HYSTERESIS_CFG */
146 #define MAX98520_DHT_HYSTERESIS_SWITCH_SHIFT (0)
147 #define MAX98520_DHT_HYSTERESIS_SHIFT (1)
148 
149 /* MAX98520_R20B2_ADC_PVDD0_CFG, MAX98520_R20B3_ADC_THERMAL_CFG */
150 #define MAX98520_FLT_EN_SHIFT (4)
151 
152 struct max98520_priv {
153         struct regmap *regmap;
154         struct gpio_desc *reset_gpio;
155         unsigned int ch_size;
156         bool tdm_mode;
157 };
158 #endif
159 
160 

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php