1 [
2 {
3 "BriefDescription": "Retired branch instructions (Precise event capable)",
4 "Counter": "0,1,2,3",
5 "EventCode": "0xC4",
6 "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
7 "PEBS": "2",
8 "PublicDescription": "Counts branch instructions retired for all branch types. This is an architectural performance event.",
9 "SampleAfterValue": "200003"
10 },
11 {
12 "BriefDescription": "Retired taken branch instructions (Precise event capable)",
13 "Counter": "0,1,2,3",
14 "EventCode": "0xC4",
15 "EventName": "BR_INST_RETIRED.ALL_TAKEN_BRANCHES",
16 "PEBS": "2",
17 "PublicDescription": "Counts the number of taken branch instructions retired.",
18 "SampleAfterValue": "200003",
19 "UMask": "0x80"
20 },
21 {
22 "BriefDescription": "Retired near call instructions (Precise event capable)",
23 "Counter": "0,1,2,3",
24 "EventCode": "0xC4",
25 "EventName": "BR_INST_RETIRED.CALL",
26 "PEBS": "2",
27 "PublicDescription": "Counts near CALL branch instructions retired.",
28 "SampleAfterValue": "200003",
29 "UMask": "0xf9"
30 },
31 {
32 "BriefDescription": "Retired far branch instructions (Precise event capable)",
33 "Counter": "0,1,2,3",
34 "EventCode": "0xC4",
35 "EventName": "BR_INST_RETIRED.FAR_BRANCH",
36 "PEBS": "2",
37 "PublicDescription": "Counts far branch instructions retired. This includes far jump, far call and return, and Interrupt call and return.",
38 "SampleAfterValue": "200003",
39 "UMask": "0xbf"
40 },
41 {
42 "BriefDescription": "Retired near indirect call instructions (Precise event capable)",
43 "Counter": "0,1,2,3",
44 "EventCode": "0xC4",
45 "EventName": "BR_INST_RETIRED.IND_CALL",
46 "PEBS": "2",
47 "PublicDescription": "Counts near indirect CALL branch instructions retired.",
48 "SampleAfterValue": "200003",
49 "UMask": "0xfb"
50 },
51 {
52 "BriefDescription": "Retired conditional branch instructions (Precise event capable)",
53 "Counter": "0,1,2,3",
54 "EventCode": "0xC4",
55 "EventName": "BR_INST_RETIRED.JCC",
56 "PEBS": "2",
57 "PublicDescription": "Counts retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was taken and when it was not taken.",
58 "SampleAfterValue": "200003",
59 "UMask": "0x7e"
60 },
61 {
62 "BriefDescription": "Retired instructions of near indirect Jmp or call (Precise event capable)",
63 "Counter": "0,1,2,3",
64 "EventCode": "0xC4",
65 "EventName": "BR_INST_RETIRED.NON_RETURN_IND",
66 "PEBS": "2",
67 "PublicDescription": "Counts near indirect call or near indirect jmp branch instructions retired.",
68 "SampleAfterValue": "200003",
69 "UMask": "0xeb"
70 },
71 {
72 "BriefDescription": "Retired near relative call instructions (Precise event capable)",
73 "Counter": "0,1,2,3",
74 "EventCode": "0xC4",
75 "EventName": "BR_INST_RETIRED.REL_CALL",
76 "PEBS": "2",
77 "PublicDescription": "Counts near relative CALL branch instructions retired.",
78 "SampleAfterValue": "200003",
79 "UMask": "0xfd"
80 },
81 {
82 "BriefDescription": "Retired near return instructions (Precise event capable)",
83 "Counter": "0,1,2,3",
84 "EventCode": "0xC4",
85 "EventName": "BR_INST_RETIRED.RETURN",
86 "PEBS": "2",
87 "PublicDescription": "Counts near return branch instructions retired.",
88 "SampleAfterValue": "200003",
89 "UMask": "0xf7"
90 },
91 {
92 "BriefDescription": "Retired conditional branch instructions that were taken (Precise event capable)",
93 "Counter": "0,1,2,3",
94 "EventCode": "0xC4",
95 "EventName": "BR_INST_RETIRED.TAKEN_JCC",
96 "PEBS": "2",
97 "PublicDescription": "Counts Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were taken and does not count when the Jcc branch instruction were not taken.",
98 "SampleAfterValue": "200003",
99 "UMask": "0xfe"
100 },
101 {
102 "BriefDescription": "Retired mispredicted branch instructions (Precise event capable)",
103 "Counter": "0,1,2,3",
104 "EventCode": "0xC5",
105 "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
106 "PEBS": "2",
107 "PublicDescription": "Counts mispredicted branch instructions retired including all branch types.",
108 "SampleAfterValue": "200003"
109 },
110 {
111 "BriefDescription": "Retired mispredicted near indirect call instructions (Precise event capable)",
112 "Counter": "0,1,2,3",
113 "EventCode": "0xC5",
114 "EventName": "BR_MISP_RETIRED.IND_CALL",
115 "PEBS": "2",
116 "PublicDescription": "Counts mispredicted near indirect CALL branch instructions retired, where the target address taken was not what the processor predicted.",
117 "SampleAfterValue": "200003",
118 "UMask": "0xfb"
119 },
120 {
121 "BriefDescription": "Retired mispredicted conditional branch instructions (Precise event capable)",
122 "Counter": "0,1,2,3",
123 "EventCode": "0xC5",
124 "EventName": "BR_MISP_RETIRED.JCC",
125 "PEBS": "2",
126 "PublicDescription": "Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was supposed to be taken and when it was not supposed to be taken (but the processor predicted the opposite condition).",
127 "SampleAfterValue": "200003",
128 "UMask": "0x7e"
129 },
130 {
131 "BriefDescription": "Retired mispredicted instructions of near indirect Jmp or near indirect call. (Precise event capable)",
132 "Counter": "0,1,2,3",
133 "EventCode": "0xC5",
134 "EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
135 "PEBS": "2",
136 "PublicDescription": "Counts mispredicted branch instructions retired that were near indirect call or near indirect jmp, where the target address taken was not what the processor predicted.",
137 "SampleAfterValue": "200003",
138 "UMask": "0xeb"
139 },
140 {
141 "BriefDescription": "Retired mispredicted near return instructions (Precise event capable)",
142 "Counter": "0,1,2,3",
143 "EventCode": "0xC5",
144 "EventName": "BR_MISP_RETIRED.RETURN",
145 "PEBS": "2",
146 "PublicDescription": "Counts mispredicted near RET branch instructions retired, where the return address taken was not what the processor predicted.",
147 "SampleAfterValue": "200003",
148 "UMask": "0xf7"
149 },
150 {
151 "BriefDescription": "Retired mispredicted conditional branch instructions that were taken (Precise event capable)",
152 "Counter": "0,1,2,3",
153 "EventCode": "0xC5",
154 "EventName": "BR_MISP_RETIRED.TAKEN_JCC",
155 "PEBS": "2",
156 "PublicDescription": "Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were supposed to be taken but the processor predicted that it would not be taken.",
157 "SampleAfterValue": "200003",
158 "UMask": "0xfe"
159 },
160 {
161 "BriefDescription": "Core cycles when core is not halted (Fixed event)",
162 "Counter": "Fixed counter 1",
163 "EventName": "CPU_CLK_UNHALTED.CORE",
164 "PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1. You cannot collect a PEBs record for this event.",
165 "SampleAfterValue": "2000003",
166 "UMask": "0x2"
167 },
168 {
169 "BriefDescription": "Core cycles when core is not halted",
170 "Counter": "0,1,2,3",
171 "EventCode": "0x3C",
172 "EventName": "CPU_CLK_UNHALTED.CORE_P",
173 "PublicDescription": "Core cycles when core is not halted. This event uses a (_P)rogrammable general purpose performance counter.",
174 "SampleAfterValue": "2000003"
175 },
176 {
177 "BriefDescription": "Reference cycles when core is not halted",
178 "Counter": "0,1,2,3",
179 "EventCode": "0x3C",
180 "EventName": "CPU_CLK_UNHALTED.REF",
181 "PublicDescription": "Reference cycles when core is not halted. This event uses a programmable general purpose performance counter.",
182 "SampleAfterValue": "2000003",
183 "UMask": "0x1"
184 },
185 {
186 "BriefDescription": "Reference cycles when core is not halted (Fixed event)",
187 "Counter": "Fixed counter 2",
188 "EventName": "CPU_CLK_UNHALTED.REF_TSC",
189 "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time. This event is not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. This event uses fixed counter 2. You cannot collect a PEBs record for this event.",
190 "SampleAfterValue": "2000003",
191 "UMask": "0x3"
192 },
193 {
194 "BriefDescription": "Cycles a divider is busy",
195 "Counter": "0,1,2,3",
196 "EventCode": "0xCD",
197 "EventName": "CYCLES_DIV_BUSY.ALL",
198 "PublicDescription": "Counts core cycles if either divide unit is busy.",
199 "SampleAfterValue": "2000003"
200 },
201 {
202 "BriefDescription": "Cycles the integer divide unit is busy",
203 "Counter": "0,1,2,3",
204 "EventCode": "0xCD",
205 "EventName": "CYCLES_DIV_BUSY.IDIV",
206 "PublicDescription": "Counts core cycles the integer divide unit is busy.",
207 "SampleAfterValue": "200003",
208 "UMask": "0x1"
209 },
210 {
211 "BriefDescription": "Instructions retired (Fixed event)",
212 "Counter": "Fixed counter 0",
213 "EventName": "INST_RETIRED.ANY",
214 "PublicDescription": "Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0. You cannot collect a PEBs record for this event.",
215 "SampleAfterValue": "2000003",
216 "UMask": "0x1"
217 },
218 {
219 "BriefDescription": "Instructions retired (Precise event capable)",
220 "Counter": "0,1,2,3",
221 "EventCode": "0xC0",
222 "EventName": "INST_RETIRED.ANY_P",
223 "PEBS": "2",
224 "PublicDescription": "Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The event continues counting during hardware interrupts, traps, and inside interrupt handlers. This is an architectural performance event. This event uses a (_P)rogrammable general purpose performance counter. *This event is Precise Event capable: The EventingRIP field in the PEBS record is precise to the address of the instruction which caused the event. Note: Because PEBS records can be collected only on IA32_PMC0, only one event can use the PEBS facility at a time.",
225 "SampleAfterValue": "2000003"
226 },
227 {
228 "BriefDescription": "Unfilled issue slots per cycle",
229 "Counter": "0,1,2,3",
230 "EventCode": "0xCA",
231 "EventName": "ISSUE_SLOTS_NOT_CONSUMED.ANY",
232 "PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend due to either a full resource in the backend (RESOURCE_FULL) or due to the processor recovering from some event (RECOVERY).",
233 "SampleAfterValue": "200003"
234 },
235 {
236 "BriefDescription": "Unfilled issue slots per cycle to recover",
237 "Counter": "0,1,2,3",
238 "EventCode": "0xCA",
239 "EventName": "ISSUE_SLOTS_NOT_CONSUMED.RECOVERY",
240 "PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend because allocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g. the event is relevant during certain microcode flows). Counts all issue slots blocked while within this window including slots where uops were not available in the Instruction Queue.",
241 "SampleAfterValue": "200003",
242 "UMask": "0x2"
243 },
244 {
245 "BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend",
246 "Counter": "0,1,2,3",
247 "EventCode": "0xCA",
248 "EventName": "ISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL",
249 "PublicDescription": "Counts the number of issue slots per core cycle that were not consumed because of a full resource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), reservation stations (RS), load/store buffers, physical registers, or any other needed machine resource that is currently unavailable. Note that uops must be available for consumption in order for this event to fire. If a uop is not available (Instruction Queue is empty), this event will not count.",
250 "SampleAfterValue": "200003",
251 "UMask": "0x1"
252 },
253 {
254 "BriefDescription": "Loads blocked because address has 4k partial address false dependence (Precise event capable)",
255 "Counter": "0,1,2,3",
256 "EventCode": "0x03",
257 "EventName": "LD_BLOCKS.4K_ALIAS",
258 "PEBS": "2",
259 "PublicDescription": "Counts loads that block because their address modulo 4K matches a pending store.",
260 "SampleAfterValue": "200003",
261 "UMask": "0x4"
262 },
263 {
264 "BriefDescription": "Loads blocked (Precise event capable)",
265 "Counter": "0,1,2,3",
266 "EventCode": "0x03",
267 "EventName": "LD_BLOCKS.ALL_BLOCK",
268 "PEBS": "2",
269 "PublicDescription": "Counts anytime a load that retires is blocked for any reason.",
270 "SampleAfterValue": "200003",
271 "UMask": "0x10"
272 },
273 {
274 "BriefDescription": "Loads blocked due to store data not ready (Precise event capable)",
275 "Counter": "0,1,2,3",
276 "EventCode": "0x03",
277 "EventName": "LD_BLOCKS.DATA_UNKNOWN",
278 "PEBS": "2",
279 "PublicDescription": "Counts a load blocked from using a store forward, but did not occur because the store data was not available at the right time. The forward might occur subsequently when the data is available.",
280 "SampleAfterValue": "200003",
281 "UMask": "0x1"
282 },
283 {
284 "BriefDescription": "Loads blocked due to store forward restriction (Precise event capable)",
285 "Counter": "0,1,2,3",
286 "EventCode": "0x03",
287 "EventName": "LD_BLOCKS.STORE_FORWARD",
288 "PEBS": "2",
289 "PublicDescription": "Counts a load blocked from using a store forward because of an address/size mismatch, only one of the loads blocked from each store will be counted.",
290 "SampleAfterValue": "200003",
291 "UMask": "0x2"
292 },
293 {
294 "BriefDescription": "Loads blocked because address in not in the UTLB (Precise event capable)",
295 "Counter": "0,1,2,3",
296 "EventCode": "0x03",
297 "EventName": "LD_BLOCKS.UTLB_MISS",
298 "PEBS": "2",
299 "PublicDescription": "Counts loads blocked because they are unable to find their physical address in the micro TLB (UTLB).",
300 "SampleAfterValue": "200003",
301 "UMask": "0x8"
302 },
303 {
304 "BriefDescription": "All machine clears",
305 "Counter": "0,1,2,3",
306 "EventCode": "0xC3",
307 "EventName": "MACHINE_CLEARS.ALL",
308 "PublicDescription": "Counts machine clears for any reason.",
309 "SampleAfterValue": "200003"
310 },
311 {
312 "BriefDescription": "Machine clears due to memory disambiguation",
313 "Counter": "0,1,2,3",
314 "EventCode": "0xC3",
315 "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
316 "PublicDescription": "Counts machine clears due to memory disambiguation. Memory disambiguation happens when a load which has been issued conflicts with a previous unretired store in the pipeline whose address was not known at issue time, but is later resolved to be the same as the load address.",
317 "SampleAfterValue": "200003",
318 "UMask": "0x8"
319 },
320 {
321 "BriefDescription": "Self-Modifying Code detected",
322 "Counter": "0,1,2,3",
323 "EventCode": "0xC3",
324 "EventName": "MACHINE_CLEARS.SMC",
325 "PublicDescription": "Counts the number of times that the processor detects that a program is writing to a code section and has to perform a machine clear because of that modification. Self-modifying code (SMC) causes a severe penalty in all Intel(R) architecture processors.",
326 "SampleAfterValue": "200003",
327 "UMask": "0x1"
328 },
329 {
330 "BriefDescription": "Uops issued to the back end per cycle",
331 "Counter": "0,1,2,3",
332 "EventCode": "0x0E",
333 "EventName": "UOPS_ISSUED.ANY",
334 "PublicDescription": "Counts uops issued by the front end and allocated into the back end of the machine. This event counts uops that retire as well as uops that were speculatively executed but didn't retire. The sort of speculative uops that might be counted includes, but is not limited to those uops issued in the shadow of a miss-predicted branch, those uops that are inserted during an assist (such as for a denormal floating point result), and (previously allocated) uops that might be canceled during a machine clear.",
335 "SampleAfterValue": "200003"
336 },
337 {
338 "BriefDescription": "Uops requested but not-delivered to the back-end per cycle",
339 "Counter": "0,1,2,3",
340 "EventCode": "0x9C",
341 "EventName": "UOPS_NOT_DELIVERED.ANY",
342 "PublicDescription": "This event used to measure front-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and the back-end has is not stalled. This event can be used to identify if the machine is truly front-end bound. When this event occurs, it is an indication that the front-end of the machine is operating at less than its theoretical peak performance. Background: We can think of the processor pipeline as being divided into 2 broader parts: Front-end and Back-end. Front-end is responsible for fetching the instruction, decoding into uops in machine understandable format and putting them into a uop queue to be consumed by back end. The back-end then takes these uops, allocates the required resources. When all resources are ready, uops are executed. If the back-end is not ready to accept uops from the front-end, then we do not want to count these as front-end bottlenecks. However, whenever we have bottlenecks in the back-end, we will have allocation unit stalls and eventually forcing the front-end to wait until the back-end is ready to receive more uops. This event counts only when back-end is requesting more uops and front-end is not able to provide them. When 3 uops are requested and no uops are delivered, the event counts 3. When 3 are requested, and only 1 is delivered, the event counts 2. When only 2 are delivered, the event counts 1. Alternatively stated, the event will not count if 3 uops are delivered, or if the back end is stalled and not requesting any uops at all. Counts indicate missed opportunities for the front-end to deliver a uop to the back end. Some examples of conditions that cause front-end efficiencies are: ICache misses, ITLB misses, and decoder restrictions that limit the front-end bandwidth. Known Issues: Some uops require multiple allocation slots. These uops will not be charged as a front end 'not delivered' opportunity, and will be regarded as a back end problem. For example, the INC instruction has one uop that requires 2 issue slots. A stream of INC instructions will not count as UOPS_NOT_DELIVERED, even though only one instruction can be issued per clock. The low uop issue rate for a stream of INC instructions is considered to be a back end issue.",
343 "SampleAfterValue": "200003"
344 },
345 {
346 "BriefDescription": "Uops retired (Precise event capable)",
347 "Counter": "0,1,2,3",
348 "EventCode": "0xC2",
349 "EventName": "UOPS_RETIRED.ANY",
350 "PEBS": "2",
351 "PublicDescription": "Counts uops which retired.",
352 "SampleAfterValue": "2000003"
353 },
354 {
355 "BriefDescription": "Integer divide uops retired. (Precise Event Capable)",
356 "Counter": "0,1,2,3",
357 "EventCode": "0xC2",
358 "EventName": "UOPS_RETIRED.IDIV",
359 "PEBS": "2",
360 "PublicDescription": "Counts the number of integer divide uops retired.",
361 "SampleAfterValue": "2000003",
362 "UMask": "0x10"
363 },
364 {
365 "BriefDescription": "MS uops retired (Precise event capable)",
366 "Counter": "0,1,2,3",
367 "EventCode": "0xC2",
368 "EventName": "UOPS_RETIRED.MS",
369 "PEBS": "2",
370 "PublicDescription": "Counts uops retired that are from the complex flows issued by the micro-sequencer (MS). Counts both the uops from a micro-coded instruction, and the uops that might be generated from a micro-coded assist.",
371 "SampleAfterValue": "2000003",
372 "UMask": "0x1"
373 }
374 ]
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.