1 [
2 {
3 "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.",
4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
6 "EventName": "L1D.REPLACEMENT",
7 "PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
8 "SampleAfterValue": "100003",
9 "UMask": "0x1"
10 },
11 {
12 "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
13 "Counter": "0,1,2,3",
14 "EventCode": "0x48",
15 "EventName": "L1D_PEND_MISS.FB_FULL",
16 "PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
17 "SampleAfterValue": "1000003",
18 "UMask": "0x2"
19 },
20 {
21 "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
22 "Counter": "0,1,2,3",
23 "CounterMask": "1",
24 "EdgeDetect": "1",
25 "EventCode": "0x48",
26 "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
27 "PublicDescription": "Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
28 "SampleAfterValue": "1000003",
29 "UMask": "0x2"
30 },
31 {
32 "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.",
33 "Counter": "0,1,2,3",
34 "EventCode": "0x48",
35 "EventName": "L1D_PEND_MISS.L2_STALL",
36 "PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
37 "SampleAfterValue": "1000003",
38 "UMask": "0x4"
39 },
40 {
41 "BriefDescription": "Number of L1D misses that are outstanding",
42 "Counter": "0,1,2,3",
43 "EventCode": "0x48",
44 "EventName": "L1D_PEND_MISS.PENDING",
45 "PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
46 "SampleAfterValue": "1000003",
47 "UMask": "0x1"
48 },
49 {
50 "BriefDescription": "Cycles with L1D load Misses outstanding.",
51 "Counter": "0,1,2,3",
52 "CounterMask": "1",
53 "EventCode": "0x48",
54 "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
55 "PublicDescription": "Counts duration of L1D miss outstanding in cycles.",
56 "SampleAfterValue": "1000003",
57 "UMask": "0x1"
58 },
59 {
60 "BriefDescription": "L2 cache lines filling L2",
61 "Counter": "0,1,2,3",
62 "EventCode": "0xF1",
63 "EventName": "L2_LINES_IN.ALL",
64 "PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
65 "SampleAfterValue": "100003",
66 "UMask": "0x1f"
67 },
68 {
69 "BriefDescription": "Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.",
70 "Counter": "0,1,2,3",
71 "EventCode": "0xF2",
72 "EventName": "L2_LINES_OUT.NON_SILENT",
73 "PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3",
74 "SampleAfterValue": "200003",
75 "UMask": "0x2"
76 },
77 {
78 "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache when triggered by an L2 cache fill.",
79 "Counter": "0,1,2,3",
80 "EventCode": "0xF2",
81 "EventName": "L2_LINES_OUT.SILENT",
82 "PublicDescription": "Counts the number of lines that are silently dropped by L2 cache when triggered by an L2 cache fill. These lines are typically in Shared or Exclusive state. A non-threaded event.",
83 "SampleAfterValue": "200003",
84 "UMask": "0x1"
85 },
86 {
87 "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
88 "Counter": "0,1,2,3",
89 "EventCode": "0xf2",
90 "EventName": "L2_LINES_OUT.USELESS_HWPF",
91 "PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache",
92 "SampleAfterValue": "200003",
93 "UMask": "0x4"
94 },
95 {
96 "BriefDescription": "L2 code requests",
97 "Counter": "0,1,2,3",
98 "EventCode": "0x24",
99 "EventName": "L2_RQSTS.ALL_CODE_RD",
100 "PublicDescription": "Counts the total number of L2 code requests.",
101 "SampleAfterValue": "200003",
102 "UMask": "0xe4"
103 },
104 {
105 "BriefDescription": "Demand Data Read requests",
106 "Counter": "0,1,2,3",
107 "EventCode": "0x24",
108 "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
109 "PublicDescription": "Counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
110 "SampleAfterValue": "200003",
111 "UMask": "0xe1"
112 },
113 {
114 "BriefDescription": "Demand requests that miss L2 cache",
115 "Counter": "0,1,2,3",
116 "EventCode": "0x24",
117 "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
118 "PublicDescription": "Counts demand requests that miss L2 cache.",
119 "SampleAfterValue": "200003",
120 "UMask": "0x27"
121 },
122 {
123 "BriefDescription": "Demand requests to L2 cache",
124 "Counter": "0,1,2,3",
125 "EventCode": "0x24",
126 "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
127 "PublicDescription": "Counts demand requests to L2 cache.",
128 "SampleAfterValue": "200003",
129 "UMask": "0xe7"
130 },
131 {
132 "BriefDescription": "RFO requests to L2 cache",
133 "Counter": "0,1,2,3",
134 "EventCode": "0x24",
135 "EventName": "L2_RQSTS.ALL_RFO",
136 "PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
137 "SampleAfterValue": "200003",
138 "UMask": "0xe2"
139 },
140 {
141 "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
142 "Counter": "0,1,2,3",
143 "EventCode": "0x24",
144 "EventName": "L2_RQSTS.CODE_RD_HIT",
145 "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
146 "SampleAfterValue": "200003",
147 "UMask": "0xc4"
148 },
149 {
150 "BriefDescription": "L2 cache misses when fetching instructions",
151 "Counter": "0,1,2,3",
152 "EventCode": "0x24",
153 "EventName": "L2_RQSTS.CODE_RD_MISS",
154 "PublicDescription": "Counts L2 cache misses when fetching instructions.",
155 "SampleAfterValue": "200003",
156 "UMask": "0x24"
157 },
158 {
159 "BriefDescription": "Demand Data Read requests that hit L2 cache",
160 "Counter": "0,1,2,3",
161 "EventCode": "0x24",
162 "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
163 "PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.",
164 "SampleAfterValue": "200003",
165 "UMask": "0xc1"
166 },
167 {
168 "BriefDescription": "Demand Data Read miss L2, no rejects",
169 "Counter": "0,1,2,3",
170 "EventCode": "0x24",
171 "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
172 "PublicDescription": "Counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
173 "SampleAfterValue": "200003",
174 "UMask": "0x21"
175 },
176 {
177 "BriefDescription": "This event is deprecated.",
178 "Counter": "0,1,2,3",
179 "Deprecated": "1",
180 "EventCode": "0x24",
181 "EventName": "L2_RQSTS.MISS",
182 "SampleAfterValue": "200003",
183 "UMask": "0x3f"
184 },
185 {
186 "BriefDescription": "This event is deprecated.",
187 "Counter": "0,1,2,3",
188 "Deprecated": "1",
189 "EventCode": "0x24",
190 "EventName": "L2_RQSTS.REFERENCES",
191 "SampleAfterValue": "200003",
192 "UMask": "0xff"
193 },
194 {
195 "BriefDescription": "RFO requests that hit L2 cache",
196 "Counter": "0,1,2,3",
197 "EventCode": "0x24",
198 "EventName": "L2_RQSTS.RFO_HIT",
199 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.",
200 "SampleAfterValue": "200003",
201 "UMask": "0xc2"
202 },
203 {
204 "BriefDescription": "RFO requests that miss L2 cache",
205 "Counter": "0,1,2,3",
206 "EventCode": "0x24",
207 "EventName": "L2_RQSTS.RFO_MISS",
208 "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
209 "SampleAfterValue": "200003",
210 "UMask": "0x22"
211 },
212 {
213 "BriefDescription": "SW prefetch requests that hit L2 cache.",
214 "Counter": "0,1,2,3",
215 "EventCode": "0x24",
216 "EventName": "L2_RQSTS.SWPF_HIT",
217 "PublicDescription": "Counts Software prefetch requests that hit the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
218 "SampleAfterValue": "200003",
219 "UMask": "0xc8"
220 },
221 {
222 "BriefDescription": "SW prefetch requests that miss L2 cache.",
223 "Counter": "0,1,2,3",
224 "EventCode": "0x24",
225 "EventName": "L2_RQSTS.SWPF_MISS",
226 "PublicDescription": "Counts Software prefetch requests that miss the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
227 "SampleAfterValue": "200003",
228 "UMask": "0x28"
229 },
230 {
231 "BriefDescription": "L2 writebacks that access L2 cache",
232 "Counter": "0,1,2,3",
233 "EventCode": "0xF0",
234 "EventName": "L2_TRANS.L2_WB",
235 "PublicDescription": "Counts L2 writebacks that access L2 cache.",
236 "SampleAfterValue": "200003",
237 "UMask": "0x40"
238 },
239 {
240 "BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)",
241 "Counter": "0,1,2,3,4,5,6,7",
242 "EventCode": "0x2e",
243 "EventName": "LONGEST_LAT_CACHE.MISS",
244 "PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
245 "SampleAfterValue": "100003",
246 "UMask": "0x41"
247 },
248 {
249 "BriefDescription": "Retired load instructions.",
250 "Counter": "0,1,2,3",
251 "Data_LA": "1",
252 "EventCode": "0xd0",
253 "EventName": "MEM_INST_RETIRED.ALL_LOADS",
254 "PEBS": "1",
255 "PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.",
256 "SampleAfterValue": "1000003",
257 "UMask": "0x81"
258 },
259 {
260 "BriefDescription": "Retired store instructions.",
261 "Counter": "0,1,2,3",
262 "Data_LA": "1",
263 "EventCode": "0xd0",
264 "EventName": "MEM_INST_RETIRED.ALL_STORES",
265 "PEBS": "1",
266 "PublicDescription": "Counts all retired store instructions.",
267 "SampleAfterValue": "1000003",
268 "UMask": "0x82"
269 },
270 {
271 "BriefDescription": "All retired memory instructions.",
272 "Counter": "0,1,2,3",
273 "Data_LA": "1",
274 "EventCode": "0xd0",
275 "EventName": "MEM_INST_RETIRED.ANY",
276 "PEBS": "1",
277 "PublicDescription": "Counts all retired memory instructions - loads and stores.",
278 "SampleAfterValue": "1000003",
279 "UMask": "0x83"
280 },
281 {
282 "BriefDescription": "Retired load instructions with locked access.",
283 "Counter": "0,1,2,3",
284 "Data_LA": "1",
285 "EventCode": "0xd0",
286 "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
287 "PEBS": "1",
288 "PublicDescription": "Counts retired load instructions with locked access.",
289 "SampleAfterValue": "100007",
290 "UMask": "0x21"
291 },
292 {
293 "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
294 "Counter": "0,1,2,3",
295 "Data_LA": "1",
296 "EventCode": "0xd0",
297 "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
298 "PEBS": "1",
299 "PublicDescription": "Counts retired load instructions that split across a cacheline boundary.",
300 "SampleAfterValue": "100003",
301 "UMask": "0x41"
302 },
303 {
304 "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
305 "Counter": "0,1,2,3",
306 "Data_LA": "1",
307 "EventCode": "0xd0",
308 "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
309 "PEBS": "1",
310 "PublicDescription": "Counts retired store instructions that split across a cacheline boundary.",
311 "SampleAfterValue": "100003",
312 "UMask": "0x42"
313 },
314 {
315 "BriefDescription": "Retired load instructions that miss the STLB.",
316 "Counter": "0,1,2,3",
317 "Data_LA": "1",
318 "EventCode": "0xd0",
319 "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
320 "PEBS": "1",
321 "PublicDescription": "Number of retired load instructions that (start a) miss in the 2nd-level TLB (STLB).",
322 "SampleAfterValue": "100003",
323 "UMask": "0x11"
324 },
325 {
326 "BriefDescription": "Retired store instructions that miss the STLB.",
327 "Counter": "0,1,2,3",
328 "Data_LA": "1",
329 "EventCode": "0xd0",
330 "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
331 "PEBS": "1",
332 "PublicDescription": "Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB).",
333 "SampleAfterValue": "100003",
334 "UMask": "0x12"
335 },
336 {
337 "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
338 "Counter": "0,1,2,3",
339 "Data_LA": "1",
340 "EventCode": "0xd2",
341 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT",
342 "PEBS": "1",
343 "PublicDescription": "Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache.",
344 "SampleAfterValue": "20011",
345 "UMask": "0x2"
346 },
347 {
348 "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
349 "Counter": "0,1,2,3",
350 "Data_LA": "1",
351 "EventCode": "0xd2",
352 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM",
353 "PEBS": "1",
354 "PublicDescription": "Counts retired load instructions whose data sources were HitM responses from shared L3.",
355 "SampleAfterValue": "20011",
356 "UMask": "0x4"
357 },
358 {
359 "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
360 "Counter": "0,1,2,3",
361 "Data_LA": "1",
362 "EventCode": "0xd2",
363 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
364 "PEBS": "1",
365 "PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
366 "SampleAfterValue": "20011",
367 "UMask": "0x1"
368 },
369 {
370 "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
371 "Counter": "0,1,2,3",
372 "Data_LA": "1",
373 "EventCode": "0xd2",
374 "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
375 "PEBS": "1",
376 "PublicDescription": "Counts retired load instructions whose data sources were hits in L3 without snoops required.",
377 "SampleAfterValue": "100003",
378 "UMask": "0x8"
379 },
380 {
381 "BriefDescription": "Retired instructions with at least 1 uncacheable load or Bus Lock.",
382 "Counter": "0,1,2,3",
383 "Data_LA": "1",
384 "EventCode": "0xd4",
385 "EventName": "MEM_LOAD_MISC_RETIRED.UC",
386 "PEBS": "1",
387 "PublicDescription": "Retired instructions with at least one load to uncacheable memory-type, or at least one cache-line split locked access (Bus Lock).",
388 "SampleAfterValue": "100007",
389 "UMask": "0x4"
390 },
391 {
392 "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
393 "Counter": "0,1,2,3",
394 "Data_LA": "1",
395 "EventCode": "0xd1",
396 "EventName": "MEM_LOAD_RETIRED.FB_HIT",
397 "PEBS": "1",
398 "PublicDescription": "Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready.",
399 "SampleAfterValue": "100007",
400 "UMask": "0x40"
401 },
402 {
403 "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
404 "Counter": "0,1,2,3",
405 "Data_LA": "1",
406 "EventCode": "0xd1",
407 "EventName": "MEM_LOAD_RETIRED.L1_HIT",
408 "PEBS": "1",
409 "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source.",
410 "SampleAfterValue": "1000003",
411 "UMask": "0x1"
412 },
413 {
414 "BriefDescription": "Retired load instructions missed L1 cache as data sources",
415 "Counter": "0,1,2,3",
416 "Data_LA": "1",
417 "EventCode": "0xd1",
418 "EventName": "MEM_LOAD_RETIRED.L1_MISS",
419 "PEBS": "1",
420 "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L1 cache.",
421 "SampleAfterValue": "200003",
422 "UMask": "0x8"
423 },
424 {
425 "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
426 "Counter": "0,1,2,3",
427 "Data_LA": "1",
428 "EventCode": "0xd1",
429 "EventName": "MEM_LOAD_RETIRED.L2_HIT",
430 "PEBS": "1",
431 "PublicDescription": "Counts retired load instructions with L2 cache hits as data sources.",
432 "SampleAfterValue": "200003",
433 "UMask": "0x2"
434 },
435 {
436 "BriefDescription": "Retired load instructions missed L2 cache as data sources",
437 "Counter": "0,1,2,3",
438 "Data_LA": "1",
439 "EventCode": "0xd1",
440 "EventName": "MEM_LOAD_RETIRED.L2_MISS",
441 "PEBS": "1",
442 "PublicDescription": "Counts retired load instructions missed L2 cache as data sources.",
443 "SampleAfterValue": "100021",
444 "UMask": "0x10"
445 },
446 {
447 "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
448 "Counter": "0,1,2,3",
449 "Data_LA": "1",
450 "EventCode": "0xd1",
451 "EventName": "MEM_LOAD_RETIRED.L3_HIT",
452 "PEBS": "1",
453 "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L3 cache.",
454 "SampleAfterValue": "100021",
455 "UMask": "0x4"
456 },
457 {
458 "BriefDescription": "Retired load instructions missed L3 cache as data sources",
459 "Counter": "0,1,2,3",
460 "Data_LA": "1",
461 "EventCode": "0xd1",
462 "EventName": "MEM_LOAD_RETIRED.L3_MISS",
463 "PEBS": "1",
464 "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L3 cache.",
465 "SampleAfterValue": "50021",
466 "UMask": "0x20"
467 },
468 {
469 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent or not.",
470 "Counter": "0,1,2,3",
471 "EventCode": "0xB7, 0xBB",
472 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.ANY",
473 "MSRIndex": "0x1a6,0x1a7",
474 "MSRValue": "0x3FC03C0004",
475 "SampleAfterValue": "100003",
476 "UMask": "0x1"
477 },
478 {
479 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
480 "Counter": "0,1,2,3",
481 "EventCode": "0xB7, 0xBB",
482 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
483 "MSRIndex": "0x1a6,0x1a7",
484 "MSRValue": "0x10003C0004",
485 "SampleAfterValue": "100003",
486 "UMask": "0x1"
487 },
488 {
489 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
490 "Counter": "0,1,2,3",
491 "EventCode": "0xB7, 0xBB",
492 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
493 "MSRIndex": "0x1a6,0x1a7",
494 "MSRValue": "0x4003C0004",
495 "SampleAfterValue": "100003",
496 "UMask": "0x1"
497 },
498 {
499 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
500 "Counter": "0,1,2,3",
501 "EventCode": "0xB7, 0xBB",
502 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_MISS",
503 "MSRIndex": "0x1a6,0x1a7",
504 "MSRValue": "0x2003C0004",
505 "SampleAfterValue": "100003",
506 "UMask": "0x1"
507 },
508 {
509 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
510 "Counter": "0,1,2,3",
511 "EventCode": "0xB7, 0xBB",
512 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_NOT_NEEDED",
513 "MSRIndex": "0x1a6,0x1a7",
514 "MSRValue": "0x1003C0004",
515 "SampleAfterValue": "100003",
516 "UMask": "0x1"
517 },
518 {
519 "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that hit a cacheline in the L3 where a snoop was sent.",
520 "Counter": "0,1,2,3",
521 "EventCode": "0xB7, 0xBB",
522 "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_SENT",
523 "MSRIndex": "0x1a6,0x1a7",
524 "MSRValue": "0x1E003C0004",
525 "SampleAfterValue": "100003",
526 "UMask": "0x1"
527 },
528 {
529 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent or not.",
530 "Counter": "0,1,2,3",
531 "EventCode": "0xB7, 0xBB",
532 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.ANY",
533 "MSRIndex": "0x1a6,0x1a7",
534 "MSRValue": "0x3FC03C0001",
535 "SampleAfterValue": "100003",
536 "UMask": "0x1"
537 },
538 {
539 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
540 "Counter": "0,1,2,3",
541 "EventCode": "0xB7, 0xBB",
542 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
543 "MSRIndex": "0x1a6,0x1a7",
544 "MSRValue": "0x10003C0001",
545 "SampleAfterValue": "100003",
546 "UMask": "0x1"
547 },
548 {
549 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
550 "Counter": "0,1,2,3",
551 "EventCode": "0xB7, 0xBB",
552 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
553 "MSRIndex": "0x1a6,0x1a7",
554 "MSRValue": "0x4003C0001",
555 "SampleAfterValue": "100003",
556 "UMask": "0x1"
557 },
558 {
559 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
560 "Counter": "0,1,2,3",
561 "EventCode": "0xB7, 0xBB",
562 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_MISS",
563 "MSRIndex": "0x1a6,0x1a7",
564 "MSRValue": "0x2003C0001",
565 "SampleAfterValue": "100003",
566 "UMask": "0x1"
567 },
568 {
569 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
570 "Counter": "0,1,2,3",
571 "EventCode": "0xB7, 0xBB",
572 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
573 "MSRIndex": "0x1a6,0x1a7",
574 "MSRValue": "0x1003C0001",
575 "SampleAfterValue": "100003",
576 "UMask": "0x1"
577 },
578 {
579 "BriefDescription": "Counts demand data reads that hit a cacheline in the L3 where a snoop was sent.",
580 "Counter": "0,1,2,3",
581 "EventCode": "0xB7, 0xBB",
582 "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_SENT",
583 "MSRIndex": "0x1a6,0x1a7",
584 "MSRValue": "0x1E003C0001",
585 "SampleAfterValue": "100003",
586 "UMask": "0x1"
587 },
588 {
589 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.",
590 "Counter": "0,1,2,3",
591 "EventCode": "0xB7, 0xBB",
592 "EventName": "OCR.DEMAND_RFO.L3_HIT.ANY",
593 "MSRIndex": "0x1a6,0x1a7",
594 "MSRValue": "0x3FC03C0002",
595 "SampleAfterValue": "100003",
596 "UMask": "0x1"
597 },
598 {
599 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
600 "Counter": "0,1,2,3",
601 "EventCode": "0xB7, 0xBB",
602 "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
603 "MSRIndex": "0x1a6,0x1a7",
604 "MSRValue": "0x10003C0002",
605 "SampleAfterValue": "100003",
606 "UMask": "0x1"
607 },
608 {
609 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
610 "Counter": "0,1,2,3",
611 "EventCode": "0xB7, 0xBB",
612 "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
613 "MSRIndex": "0x1a6,0x1a7",
614 "MSRValue": "0x4003C0002",
615 "SampleAfterValue": "100003",
616 "UMask": "0x1"
617 },
618 {
619 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
620 "Counter": "0,1,2,3",
621 "EventCode": "0xB7, 0xBB",
622 "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_MISS",
623 "MSRIndex": "0x1a6,0x1a7",
624 "MSRValue": "0x2003C0002",
625 "SampleAfterValue": "100003",
626 "UMask": "0x1"
627 },
628 {
629 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
630 "Counter": "0,1,2,3",
631 "EventCode": "0xB7, 0xBB",
632 "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_NOT_NEEDED",
633 "MSRIndex": "0x1a6,0x1a7",
634 "MSRValue": "0x1003C0002",
635 "SampleAfterValue": "100003",
636 "UMask": "0x1"
637 },
638 {
639 "BriefDescription": "Counts demand reads for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that hit a cacheline in the L3 where a snoop was sent.",
640 "Counter": "0,1,2,3",
641 "EventCode": "0xB7, 0xBB",
642 "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_SENT",
643 "MSRIndex": "0x1a6,0x1a7",
644 "MSRValue": "0x1E003C0002",
645 "SampleAfterValue": "100003",
646 "UMask": "0x1"
647 },
648 {
649 "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent or not.",
650 "Counter": "0,1,2,3",
651 "EventCode": "0xB7, 0xBB",
652 "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.ANY",
653 "MSRIndex": "0x1a6,0x1a7",
654 "MSRValue": "0x3FC03C0400",
655 "SampleAfterValue": "100003",
656 "UMask": "0x1"
657 },
658 {
659 "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
660 "Counter": "0,1,2,3",
661 "EventCode": "0xB7, 0xBB",
662 "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_MISS",
663 "MSRIndex": "0x1a6,0x1a7",
664 "MSRValue": "0x2003C0400",
665 "SampleAfterValue": "100003",
666 "UMask": "0x1"
667 },
668 {
669 "BriefDescription": "Counts L1 data cache prefetch requests and software prefetches (except PREFETCHW) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
670 "Counter": "0,1,2,3",
671 "EventCode": "0xB7, 0xBB",
672 "EventName": "OCR.HWPF_L1D_AND_SWPF.L3_HIT.SNOOP_NOT_NEEDED",
673 "MSRIndex": "0x1a6,0x1a7",
674 "MSRValue": "0x1003C0400",
675 "SampleAfterValue": "100003",
676 "UMask": "0x1"
677 },
678 {
679 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.",
680 "Counter": "0,1,2,3",
681 "EventCode": "0xB7, 0xBB",
682 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.ANY",
683 "MSRIndex": "0x1a6,0x1a7",
684 "MSRValue": "0x3FC03C0010",
685 "SampleAfterValue": "100003",
686 "UMask": "0x1"
687 },
688 {
689 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
690 "Counter": "0,1,2,3",
691 "EventCode": "0xB7, 0xBB",
692 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HITM",
693 "MSRIndex": "0x1a6,0x1a7",
694 "MSRValue": "0x10003C0010",
695 "SampleAfterValue": "100003",
696 "UMask": "0x1"
697 },
698 {
699 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
700 "Counter": "0,1,2,3",
701 "EventCode": "0xB7, 0xBB",
702 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
703 "MSRIndex": "0x1a6,0x1a7",
704 "MSRValue": "0x4003C0010",
705 "SampleAfterValue": "100003",
706 "UMask": "0x1"
707 },
708 {
709 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
710 "Counter": "0,1,2,3",
711 "EventCode": "0xB7, 0xBB",
712 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_MISS",
713 "MSRIndex": "0x1a6,0x1a7",
714 "MSRValue": "0x2003C0010",
715 "SampleAfterValue": "100003",
716 "UMask": "0x1"
717 },
718 {
719 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
720 "Counter": "0,1,2,3",
721 "EventCode": "0xB7, 0xBB",
722 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_NOT_NEEDED",
723 "MSRIndex": "0x1a6,0x1a7",
724 "MSRValue": "0x1003C0010",
725 "SampleAfterValue": "100003",
726 "UMask": "0x1"
727 },
728 {
729 "BriefDescription": "Counts hardware prefetch data reads (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.",
730 "Counter": "0,1,2,3",
731 "EventCode": "0xB7, 0xBB",
732 "EventName": "OCR.HWPF_L2_DATA_RD.L3_HIT.SNOOP_SENT",
733 "MSRIndex": "0x1a6,0x1a7",
734 "MSRValue": "0x1E003C0010",
735 "SampleAfterValue": "100003",
736 "UMask": "0x1"
737 },
738 {
739 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent or not.",
740 "Counter": "0,1,2,3",
741 "EventCode": "0xB7, 0xBB",
742 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.ANY",
743 "MSRIndex": "0x1a6,0x1a7",
744 "MSRValue": "0x3FC03C0020",
745 "SampleAfterValue": "100003",
746 "UMask": "0x1"
747 },
748 {
749 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another cores caches, data forwarding is required as the data is modified.",
750 "Counter": "0,1,2,3",
751 "EventCode": "0xB7, 0xBB",
752 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HITM",
753 "MSRIndex": "0x1a6,0x1a7",
754 "MSRValue": "0x10003C0020",
755 "SampleAfterValue": "100003",
756 "UMask": "0x1"
757 },
758 {
759 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
760 "Counter": "0,1,2,3",
761 "EventCode": "0xB7, 0xBB",
762 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_HIT_NO_FWD",
763 "MSRIndex": "0x1a6,0x1a7",
764 "MSRValue": "0x4003C0020",
765 "SampleAfterValue": "100003",
766 "UMask": "0x1"
767 },
768 {
769 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
770 "Counter": "0,1,2,3",
771 "EventCode": "0xB7, 0xBB",
772 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_MISS",
773 "MSRIndex": "0x1a6,0x1a7",
774 "MSRValue": "0x2003C0020",
775 "SampleAfterValue": "100003",
776 "UMask": "0x1"
777 },
778 {
779 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
780 "Counter": "0,1,2,3",
781 "EventCode": "0xB7, 0xBB",
782 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_NOT_NEEDED",
783 "MSRIndex": "0x1a6,0x1a7",
784 "MSRValue": "0x1003C0020",
785 "SampleAfterValue": "100003",
786 "UMask": "0x1"
787 },
788 {
789 "BriefDescription": "Counts hardware prefetch RFOs (which bring data to L2) that hit a cacheline in the L3 where a snoop was sent.",
790 "Counter": "0,1,2,3",
791 "EventCode": "0xB7, 0xBB",
792 "EventName": "OCR.HWPF_L2_RFO.L3_HIT.SNOOP_SENT",
793 "MSRIndex": "0x1a6,0x1a7",
794 "MSRValue": "0x1E003C0020",
795 "SampleAfterValue": "100003",
796 "UMask": "0x1"
797 },
798 {
799 "BriefDescription": "Counts hardware prefetches to the L3 only that hit a cacheline in the L3 where a snoop was sent or not.",
800 "Counter": "0,1,2,3",
801 "EventCode": "0xB7, 0xBB",
802 "EventName": "OCR.HWPF_L3.L3_HIT.ANY",
803 "MSRIndex": "0x1a6,0x1a7",
804 "MSRValue": "0x3FC03C2380",
805 "SampleAfterValue": "100003",
806 "UMask": "0x1"
807 },
808 {
809 "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop hit in another core, data forwarding is not required.",
810 "Counter": "0,1,2,3",
811 "EventCode": "0xB7, 0xBB",
812 "EventName": "OCR.OTHER.L3_HIT.SNOOP_HIT_NO_FWD",
813 "MSRIndex": "0x1a6,0x1a7",
814 "MSRValue": "0x4003C8000",
815 "SampleAfterValue": "100003",
816 "UMask": "0x1"
817 },
818 {
819 "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent but no other cores had the data.",
820 "Counter": "0,1,2,3",
821 "EventCode": "0xB7, 0xBB",
822 "EventName": "OCR.OTHER.L3_HIT.SNOOP_MISS",
823 "MSRIndex": "0x1a6,0x1a7",
824 "MSRValue": "0x2003C8000",
825 "SampleAfterValue": "100003",
826 "UMask": "0x1"
827 },
828 {
829 "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was not needed to satisfy the request.",
830 "Counter": "0,1,2,3",
831 "EventCode": "0xB7, 0xBB",
832 "EventName": "OCR.OTHER.L3_HIT.SNOOP_NOT_NEEDED",
833 "MSRIndex": "0x1a6,0x1a7",
834 "MSRValue": "0x1003C8000",
835 "SampleAfterValue": "100003",
836 "UMask": "0x1"
837 },
838 {
839 "BriefDescription": "Counts miscellaneous requests, such as I/O and un-cacheable accesses that hit a cacheline in the L3 where a snoop was sent.",
840 "Counter": "0,1,2,3",
841 "EventCode": "0xB7, 0xBB",
842 "EventName": "OCR.OTHER.L3_HIT.SNOOP_SENT",
843 "MSRIndex": "0x1a6,0x1a7",
844 "MSRValue": "0x1E003C8000",
845 "SampleAfterValue": "100003",
846 "UMask": "0x1"
847 },
848 {
849 "BriefDescription": "Counts streaming stores that hit a cacheline in the L3 where a snoop was sent or not.",
850 "Counter": "0,1,2,3",
851 "EventCode": "0xB7, 0xBB",
852 "EventName": "OCR.STREAMING_WR.L3_HIT.ANY",
853 "MSRIndex": "0x1a6,0x1a7",
854 "MSRValue": "0x3FC03C0800",
855 "SampleAfterValue": "100003",
856 "UMask": "0x1"
857 },
858 {
859 "BriefDescription": "Demand and prefetch data reads",
860 "Counter": "0,1,2,3",
861 "EventCode": "0xB0",
862 "EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
863 "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
864 "SampleAfterValue": "100003",
865 "UMask": "0x8"
866 },
867 {
868 "BriefDescription": "Counts memory transactions sent to the uncore.",
869 "Counter": "0,1,2,3",
870 "EventCode": "0xB0",
871 "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
872 "PublicDescription": "Counts memory transactions sent to the uncore including requests initiated by the core, all L3 prefetches, reads resulting from page walks, and snoop responses.",
873 "SampleAfterValue": "100003",
874 "UMask": "0x80"
875 },
876 {
877 "BriefDescription": "Demand Data Read requests sent to uncore",
878 "Counter": "0,1,2,3",
879 "EventCode": "0xb0",
880 "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
881 "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
882 "SampleAfterValue": "100003",
883 "UMask": "0x1"
884 },
885 {
886 "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
887 "Counter": "0,1,2,3",
888 "EventCode": "0xb0",
889 "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
890 "PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
891 "SampleAfterValue": "100003",
892 "UMask": "0x4"
893 },
894 {
895 "BriefDescription": "For every cycle, increments by the number of outstanding data read requests pending.",
896 "Counter": "0,1,2,3",
897 "EventCode": "0x60",
898 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
899 "PublicDescription": "For every cycle, increments by the number of outstanding data read requests pending. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
900 "SampleAfterValue": "1000003",
901 "UMask": "0x8"
902 },
903 {
904 "BriefDescription": "Cycles where at least 1 outstanding data read request is pending.",
905 "Counter": "0,1,2,3",
906 "CounterMask": "1",
907 "EventCode": "0x60",
908 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
909 "PublicDescription": "Cycles where at least 1 outstanding data read request is pending. Data read requests include cacheable demand reads and L2 prefetches, but do not include RFOs, code reads or prefetches to the L3. Reads due to page walks resulting from any request type will also be counted. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
910 "SampleAfterValue": "1000003",
911 "UMask": "0x8"
912 },
913 {
914 "BriefDescription": "Cycles where at least 1 outstanding Demand RFO request is pending.",
915 "Counter": "0,1,2,3",
916 "CounterMask": "1",
917 "EventCode": "0x60",
918 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
919 "PublicDescription": "Cycles where at least 1 outstanding Demand RFO request is pending. RFOs are initiated by a core as part of a data store operation. Demand RFO requests include RFOs, locks, and ItoM transactions. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
920 "SampleAfterValue": "1000003",
921 "UMask": "0x4"
922 },
923 {
924 "BriefDescription": "For every cycle, increments by the number of outstanding demand data read requests pending.",
925 "Counter": "0,1,2,3",
926 "EventCode": "0x60",
927 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
928 "PublicDescription": "For every cycle, increments by the number of outstanding demand data read requests pending. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
929 "SampleAfterValue": "1000003",
930 "UMask": "0x1"
931 },
932 {
933 "BriefDescription": "Store Read transactions pending for off-core. Highly correlated.",
934 "Counter": "0,1,2,3",
935 "EventCode": "0x60",
936 "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
937 "PublicDescription": "Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.",
938 "SampleAfterValue": "1000003",
939 "UMask": "0x4"
940 },
941 {
942 "BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.",
943 "Counter": "0,1,2,3",
944 "EventCode": "0xF4",
945 "EventName": "SQ_MISC.BUS_LOCK",
946 "PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically. Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.",
947 "SampleAfterValue": "100003",
948 "UMask": "0x10"
949 },
950 {
951 "BriefDescription": "Cycles the queue waiting for offcore responses is full.",
952 "Counter": "0,1,2,3",
953 "EventCode": "0xf4",
954 "EventName": "SQ_MISC.SQ_FULL",
955 "PublicDescription": "Counts the cycles for which the thread is active and the queue waiting for responses from the uncore cannot take any more entries.",
956 "SampleAfterValue": "100003",
957 "UMask": "0x4"
958 },
959 {
960 "BriefDescription": "Counts the number of PREFETCHNTA, PREFETCHW, PREFETCHT0, PREFETCHT1 or PREFETCHT2 instructions executed.",
961 "Counter": "0,1,2,3",
962 "EventCode": "0x32",
963 "EventName": "SW_PREFETCH_ACCESS.ANY",
964 "SampleAfterValue": "100003",
965 "UMask": "0xf"
966 },
967 {
968 "BriefDescription": "Number of PREFETCHNTA instructions executed.",
969 "Counter": "0,1,2,3",
970 "EventCode": "0x32",
971 "EventName": "SW_PREFETCH_ACCESS.NTA",
972 "PublicDescription": "Counts the number of PREFETCHNTA instructions executed.",
973 "SampleAfterValue": "100003",
974 "UMask": "0x1"
975 },
976 {
977 "BriefDescription": "Number of PREFETCHW instructions executed.",
978 "Counter": "0,1,2,3",
979 "EventCode": "0x32",
980 "EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
981 "PublicDescription": "Counts the number of PREFETCHW instructions executed.",
982 "SampleAfterValue": "100003",
983 "UMask": "0x8"
984 },
985 {
986 "BriefDescription": "Number of PREFETCHT0 instructions executed.",
987 "Counter": "0,1,2,3",
988 "EventCode": "0x32",
989 "EventName": "SW_PREFETCH_ACCESS.T0",
990 "PublicDescription": "Counts the number of PREFETCHT0 instructions executed.",
991 "SampleAfterValue": "100003",
992 "UMask": "0x2"
993 },
994 {
995 "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
996 "Counter": "0,1,2,3",
997 "EventCode": "0x32",
998 "EventName": "SW_PREFETCH_ACCESS.T1_T2",
999 "PublicDescription": "Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.",
1000 "SampleAfterValue": "100003",
1001 "UMask": "0x4"
1002 }
1003 ]
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.