~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

TOMOYO Linux Cross Reference
Linux/tools/perf/pmu-events/arch/x86/ivytown/memory.json

Version: ~ [ linux-6.12-rc7 ] ~ [ linux-6.11.7 ] ~ [ linux-6.10.14 ] ~ [ linux-6.9.12 ] ~ [ linux-6.8.12 ] ~ [ linux-6.7.12 ] ~ [ linux-6.6.60 ] ~ [ linux-6.5.13 ] ~ [ linux-6.4.16 ] ~ [ linux-6.3.13 ] ~ [ linux-6.2.16 ] ~ [ linux-6.1.116 ] ~ [ linux-6.0.19 ] ~ [ linux-5.19.17 ] ~ [ linux-5.18.19 ] ~ [ linux-5.17.15 ] ~ [ linux-5.16.20 ] ~ [ linux-5.15.171 ] ~ [ linux-5.14.21 ] ~ [ linux-5.13.19 ] ~ [ linux-5.12.19 ] ~ [ linux-5.11.22 ] ~ [ linux-5.10.229 ] ~ [ linux-5.9.16 ] ~ [ linux-5.8.18 ] ~ [ linux-5.7.19 ] ~ [ linux-5.6.19 ] ~ [ linux-5.5.19 ] ~ [ linux-5.4.285 ] ~ [ linux-5.3.18 ] ~ [ linux-5.2.21 ] ~ [ linux-5.1.21 ] ~ [ linux-5.0.21 ] ~ [ linux-4.20.17 ] ~ [ linux-4.19.323 ] ~ [ linux-4.18.20 ] ~ [ linux-4.17.19 ] ~ [ linux-4.16.18 ] ~ [ linux-4.15.18 ] ~ [ linux-4.14.336 ] ~ [ linux-4.13.16 ] ~ [ linux-4.12.14 ] ~ [ linux-4.11.12 ] ~ [ linux-4.10.17 ] ~ [ linux-4.9.337 ] ~ [ linux-4.4.302 ] ~ [ linux-3.10.108 ] ~ [ linux-2.6.32.71 ] ~ [ linux-2.6.0 ] ~ [ linux-2.4.37.11 ] ~ [ unix-v6-master ] ~ [ ccs-tools-1.8.12 ] ~ [ policy-sample ] ~
Architecture: ~ [ i386 ] ~ [ alpha ] ~ [ m68k ] ~ [ mips ] ~ [ ppc ] ~ [ sparc ] ~ [ sparc64 ] ~

  1 [
  2     {
  3         "BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
  4         "Counter": "0,1,2,3",
  5         "EventCode": "0xC3",
  6         "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
  7         "SampleAfterValue": "100003",
  8         "UMask": "0x2"
  9     },
 10     {
 11         "BriefDescription": "Loads with latency value being above 128",
 12         "Counter": "3",
 13         "EventCode": "0xCD",
 14         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
 15         "MSRIndex": "0x3F6",
 16         "MSRValue": "0x80",
 17         "PEBS": "2",
 18         "PublicDescription": "Loads with latency value being above 128.",
 19         "SampleAfterValue": "1009",
 20         "UMask": "0x1"
 21     },
 22     {
 23         "BriefDescription": "Loads with latency value being above 16",
 24         "Counter": "3",
 25         "EventCode": "0xCD",
 26         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
 27         "MSRIndex": "0x3F6",
 28         "MSRValue": "0x10",
 29         "PEBS": "2",
 30         "PublicDescription": "Loads with latency value being above 16.",
 31         "SampleAfterValue": "20011",
 32         "UMask": "0x1"
 33     },
 34     {
 35         "BriefDescription": "Loads with latency value being above 256",
 36         "Counter": "3",
 37         "EventCode": "0xCD",
 38         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
 39         "MSRIndex": "0x3F6",
 40         "MSRValue": "0x100",
 41         "PEBS": "2",
 42         "PublicDescription": "Loads with latency value being above 256.",
 43         "SampleAfterValue": "503",
 44         "UMask": "0x1"
 45     },
 46     {
 47         "BriefDescription": "Loads with latency value being above 32",
 48         "Counter": "3",
 49         "EventCode": "0xCD",
 50         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
 51         "MSRIndex": "0x3F6",
 52         "MSRValue": "0x20",
 53         "PEBS": "2",
 54         "PublicDescription": "Loads with latency value being above 32.",
 55         "SampleAfterValue": "100007",
 56         "UMask": "0x1"
 57     },
 58     {
 59         "BriefDescription": "Loads with latency value being above 4",
 60         "Counter": "3",
 61         "EventCode": "0xCD",
 62         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
 63         "MSRIndex": "0x3F6",
 64         "MSRValue": "0x4",
 65         "PEBS": "2",
 66         "PublicDescription": "Loads with latency value being above 4.",
 67         "SampleAfterValue": "100003",
 68         "UMask": "0x1"
 69     },
 70     {
 71         "BriefDescription": "Loads with latency value being above 512",
 72         "Counter": "3",
 73         "EventCode": "0xCD",
 74         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
 75         "MSRIndex": "0x3F6",
 76         "MSRValue": "0x200",
 77         "PEBS": "2",
 78         "PublicDescription": "Loads with latency value being above 512.",
 79         "SampleAfterValue": "101",
 80         "UMask": "0x1"
 81     },
 82     {
 83         "BriefDescription": "Loads with latency value being above 64",
 84         "Counter": "3",
 85         "EventCode": "0xCD",
 86         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
 87         "MSRIndex": "0x3F6",
 88         "MSRValue": "0x40",
 89         "PEBS": "2",
 90         "PublicDescription": "Loads with latency value being above 64.",
 91         "SampleAfterValue": "2003",
 92         "UMask": "0x1"
 93     },
 94     {
 95         "BriefDescription": "Loads with latency value being above 8",
 96         "Counter": "3",
 97         "EventCode": "0xCD",
 98         "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
 99         "MSRIndex": "0x3F6",
100         "MSRValue": "0x8",
101         "PEBS": "2",
102         "PublicDescription": "Loads with latency value being above 8.",
103         "SampleAfterValue": "50021",
104         "UMask": "0x1"
105     },
106     {
107         "BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only.",
108         "Counter": "3",
109         "EventCode": "0xCD",
110         "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
111         "PEBS": "2",
112         "SampleAfterValue": "2000003",
113         "UMask": "0x2"
114     },
115     {
116         "BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
117         "Counter": "0,1,2,3",
118         "EventCode": "0x05",
119         "EventName": "MISALIGN_MEM_REF.LOADS",
120         "PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
121         "SampleAfterValue": "2000003",
122         "UMask": "0x1"
123     },
124     {
125         "BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
126         "Counter": "0,1,2,3",
127         "EventCode": "0x05",
128         "EventName": "MISALIGN_MEM_REF.STORES",
129         "PublicDescription": "Speculative cache-line split Store-address uops dispatched to L1D.",
130         "SampleAfterValue": "2000003",
131         "UMask": "0x2"
132     },
133     {
134         "BriefDescription": "Counts all demand & prefetch code reads that miss the LLC",
135         "Counter": "0,1,2,3",
136         "EventCode": "0xB7, 0xBB",
137         "EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.ANY_RESPONSE",
138         "MSRIndex": "0x1a6,0x1a7",
139         "MSRValue": "0x3fffc00244",
140         "SampleAfterValue": "100003",
141         "UMask": "0x1"
142     },
143     {
144         "BriefDescription": "Counts all demand & prefetch code reads that miss the LLC  and the data returned from remote dram",
145         "Counter": "0,1,2,3",
146         "EventCode": "0xB7, 0xBB",
147         "EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.REMOTE_DRAM",
148         "MSRIndex": "0x1a6,0x1a7",
149         "MSRValue": "0x67f800244",
150         "SampleAfterValue": "100003",
151         "UMask": "0x1"
152     },
153     {
154         "BriefDescription": "Counts all demand & prefetch code reads that miss the LLC  and the data forwarded from remote cache",
155         "Counter": "0,1,2,3",
156         "EventCode": "0xB7, 0xBB",
157         "EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
158         "MSRIndex": "0x1a6,0x1a7",
159         "MSRValue": "0x87f800244",
160         "SampleAfterValue": "100003",
161         "UMask": "0x1"
162     },
163     {
164         "BriefDescription": "Counts all demand & prefetch data reads that hits the LLC",
165         "Counter": "0,1,2,3",
166         "EventCode": "0xB7, 0xBB",
167         "EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.ANY_RESPONSE",
168         "MSRIndex": "0x1a6,0x1a7",
169         "MSRValue": "0x3fffc20091",
170         "SampleAfterValue": "100003",
171         "UMask": "0x1"
172     },
173     {
174         "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that hit the LLC",
175         "Counter": "0,1,2,3",
176         "EventCode": "0xB7, 0xBB",
177         "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.ANY_RESPONSE",
178         "MSRIndex": "0x1a6,0x1a7",
179         "MSRValue": "0x3fffc203f7",
180         "SampleAfterValue": "100003",
181         "UMask": "0x1"
182     },
183     {
184         "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  and the data returned from local dram",
185         "Counter": "0,1,2,3",
186         "EventCode": "0xB7, 0xBB",
187         "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.LOCAL_DRAM",
188         "MSRIndex": "0x1a6,0x1a7",
189         "MSRValue": "0x6004003f7",
190         "SampleAfterValue": "100003",
191         "UMask": "0x1"
192     },
193     {
194         "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  the data is found in M state in remote cache and forwarded from there",
195         "Counter": "0,1,2,3",
196         "EventCode": "0xB7, 0xBB",
197         "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HITM",
198         "MSRIndex": "0x1a6,0x1a7",
199         "MSRValue": "0x107fc003f7",
200         "SampleAfterValue": "100003",
201         "UMask": "0x1"
202     },
203     {
204         "BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  and the data forwarded from remote cache",
205         "Counter": "0,1,2,3",
206         "EventCode": "0xB7, 0xBB",
207         "EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HIT_FORWARD",
208         "MSRIndex": "0x1a6,0x1a7",
209         "MSRValue": "0x87f8203f7",
210         "SampleAfterValue": "100003",
211         "UMask": "0x1"
212     },
213     {
214         "BriefDescription": "Counts all demand code reads that miss the LLC",
215         "Counter": "0,1,2,3",
216         "EventCode": "0xB7, 0xBB",
217         "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
218         "MSRIndex": "0x1a6,0x1a7",
219         "MSRValue": "0x3fffc20004",
220         "SampleAfterValue": "100003",
221         "UMask": "0x1"
222     },
223     {
224         "BriefDescription": "Counts all demand code reads that miss the LLC  and the data returned from local dram",
225         "Counter": "0,1,2,3",
226         "EventCode": "0xB7, 0xBB",
227         "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
228         "MSRIndex": "0x1a6,0x1a7",
229         "MSRValue": "0x600400004",
230         "SampleAfterValue": "100003",
231         "UMask": "0x1"
232     },
233     {
234         "BriefDescription": "Counts all demand code reads that miss the LLC  and the data returned from remote dram",
235         "Counter": "0,1,2,3",
236         "EventCode": "0xB7, 0xBB",
237         "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_DRAM",
238         "MSRIndex": "0x1a6,0x1a7",
239         "MSRValue": "0x67f800004",
240         "SampleAfterValue": "100003",
241         "UMask": "0x1"
242     },
243     {
244         "BriefDescription": "Counts all demand code reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
245         "Counter": "0,1,2,3",
246         "EventCode": "0xB7, 0xBB",
247         "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HITM",
248         "MSRIndex": "0x1a6,0x1a7",
249         "MSRValue": "0x107fc00004",
250         "SampleAfterValue": "100003",
251         "UMask": "0x1"
252     },
253     {
254         "BriefDescription": "Counts all demand code reads that miss the LLC  and the data forwarded from remote cache",
255         "Counter": "0,1,2,3",
256         "EventCode": "0xB7, 0xBB",
257         "EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
258         "MSRIndex": "0x1a6,0x1a7",
259         "MSRValue": "0x87f820004",
260         "SampleAfterValue": "100003",
261         "UMask": "0x1"
262     },
263     {
264         "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from remote & local dram",
265         "Counter": "0,1,2,3",
266         "EventCode": "0xB7, 0xBB",
267         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_DRAM",
268         "MSRIndex": "0x1a6,0x1a7",
269         "MSRValue": "0x67fc00001",
270         "SampleAfterValue": "100003",
271         "UMask": "0x1"
272     },
273     {
274         "BriefDescription": "Counts demand data reads that miss in the LLC",
275         "Counter": "0,1,2,3",
276         "EventCode": "0xB7, 0xBB",
277         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
278         "MSRIndex": "0x1a6,0x1a7",
279         "MSRValue": "0x3fffc20001",
280         "SampleAfterValue": "100003",
281         "UMask": "0x1"
282     },
283     {
284         "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from local dram",
285         "Counter": "0,1,2,3",
286         "EventCode": "0xB7, 0xBB",
287         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
288         "MSRIndex": "0x1a6,0x1a7",
289         "MSRValue": "0x600400001",
290         "SampleAfterValue": "100003",
291         "UMask": "0x1"
292     },
293     {
294         "BriefDescription": "Counts demand data reads that miss the LLC  and the data returned from remote dram",
295         "Counter": "0,1,2,3",
296         "EventCode": "0xB7, 0xBB",
297         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_DRAM",
298         "MSRIndex": "0x1a6,0x1a7",
299         "MSRValue": "0x67f800001",
300         "SampleAfterValue": "100003",
301         "UMask": "0x1"
302     },
303     {
304         "BriefDescription": "Counts demand data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
305         "Counter": "0,1,2,3",
306         "EventCode": "0xB7, 0xBB",
307         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HITM",
308         "MSRIndex": "0x1a6,0x1a7",
309         "MSRValue": "0x107fc00001",
310         "SampleAfterValue": "100003",
311         "UMask": "0x1"
312     },
313     {
314         "BriefDescription": "Counts demand data reads that miss the LLC  and the data forwarded from remote cache",
315         "Counter": "0,1,2,3",
316         "EventCode": "0xB7, 0xBB",
317         "EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
318         "MSRIndex": "0x1a6,0x1a7",
319         "MSRValue": "0x87f820001",
320         "SampleAfterValue": "100003",
321         "UMask": "0x1"
322     },
323     {
324         "BriefDescription": "Counts all demand data writes (RFOs) that miss the LLC and the data is found in M state in remote cache and forwarded from there.",
325         "Counter": "0,1,2,3",
326         "EventCode": "0xB7, 0xBB",
327         "EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM",
328         "MSRIndex": "0x1a6,0x1a7",
329         "MSRValue": "0x107fc20002",
330         "SampleAfterValue": "100003",
331         "UMask": "0x1"
332     },
333     {
334         "BriefDescription": "Counts all prefetch (that bring data to L2) code reads that miss the LLC  and the data returned from remote & local dram",
335         "Counter": "0,1,2,3",
336         "EventCode": "0xB7, 0xBB",
337         "EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
338         "MSRIndex": "0x1a6,0x1a7",
339         "MSRValue": "0x3fffc20040",
340         "SampleAfterValue": "100003",
341         "UMask": "0x1"
342     },
343     {
344         "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from remote & local dram",
345         "Counter": "0,1,2,3",
346         "EventCode": "0xB7, 0xBB",
347         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_DRAM",
348         "MSRIndex": "0x1a6,0x1a7",
349         "MSRValue": "0x67fc00010",
350         "SampleAfterValue": "100003",
351         "UMask": "0x1"
352     },
353     {
354         "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the LLC",
355         "Counter": "0,1,2,3",
356         "EventCode": "0xB7, 0xBB",
357         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
358         "MSRIndex": "0x1a6,0x1a7",
359         "MSRValue": "0x3fffc20010",
360         "SampleAfterValue": "100003",
361         "UMask": "0x1"
362     },
363     {
364         "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data returned from local dram",
365         "Counter": "0,1,2,3",
366         "EventCode": "0xB7, 0xBB",
367         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.LOCAL_DRAM",
368         "MSRIndex": "0x1a6,0x1a7",
369         "MSRValue": "0x600400010",
370         "SampleAfterValue": "100003",
371         "UMask": "0x1"
372     },
373     {
374         "BriefDescription": "Counts prefetch (that bring data to L2) data reads  that miss the LLC  and the data returned from remote dram",
375         "Counter": "0,1,2,3",
376         "EventCode": "0xB7, 0xBB",
377         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_DRAM",
378         "MSRIndex": "0x1a6,0x1a7",
379         "MSRValue": "0x67f800010",
380         "SampleAfterValue": "100003",
381         "UMask": "0x1"
382     },
383     {
384         "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  the data is found in M state in remote cache and forwarded from there",
385         "Counter": "0,1,2,3",
386         "EventCode": "0xB7, 0xBB",
387         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HITM",
388         "MSRIndex": "0x1a6,0x1a7",
389         "MSRValue": "0x107fc00010",
390         "SampleAfterValue": "100003",
391         "UMask": "0x1"
392     },
393     {
394         "BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC  and the data forwarded from remote cache",
395         "Counter": "0,1,2,3",
396         "EventCode": "0xB7, 0xBB",
397         "EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
398         "MSRIndex": "0x1a6,0x1a7",
399         "MSRValue": "0x87f820010",
400         "SampleAfterValue": "100003",
401         "UMask": "0x1"
402     },
403     {
404         "BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC",
405         "Counter": "0,1,2,3",
406         "EventCode": "0xB7, 0xBB",
407         "EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
408         "MSRIndex": "0x1a6,0x1a7",
409         "MSRValue": "0x3fffc20200",
410         "SampleAfterValue": "100003",
411         "UMask": "0x1"
412     },
413     {
414         "BriefDescription": "Counts prefetch (that bring data to LLC only) data reads that miss in the LLC",
415         "Counter": "0,1,2,3",
416         "EventCode": "0xB7, 0xBB",
417         "EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
418         "MSRIndex": "0x1a6,0x1a7",
419         "MSRValue": "0x3fffc20080",
420         "SampleAfterValue": "100003",
421         "UMask": "0x1"
422     }
423 ]

~ [ source navigation ] ~ [ diff markup ] ~ [ identifier search ] ~

kernel.org | git.kernel.org | LWN.net | Project Home | SVN repository | Mail admin

Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.

sflogo.php