1 [
2 {
3 "BriefDescription": "ASSISTS.PAGE_FAULT",
4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0xc1",
6 "EventName": "ASSISTS.PAGE_FAULT",
7 "SampleAfterValue": "1000003",
8 "UMask": "0x8",
9 "Unit": "cpu_core"
10 },
11 {
12 "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]",
13 "Counter": "0,1,2,3,4,5,6,7",
14 "Deprecated": "1",
15 "EventCode": "0xe4",
16 "EventName": "LBR_INSERTS.ANY",
17 "SampleAfterValue": "1000003",
18 "UMask": "0x1",
19 "Unit": "cpu_atom"
20 },
21 {
22 "BriefDescription": "Counts demand data reads that have any type of response.",
23 "Counter": "0,1,2,3,4,5,6,7",
24 "EventCode": "0xB7",
25 "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
26 "MSRIndex": "0x1a6,0x1a7",
27 "MSRValue": "0x10001",
28 "SampleAfterValue": "100003",
29 "UMask": "0x1",
30 "Unit": "cpu_atom"
31 },
32 {
33 "BriefDescription": "Counts demand data reads that have any type of response.",
34 "Counter": "0,1,2,3",
35 "EventCode": "0x2A,0x2B",
36 "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
37 "MSRIndex": "0x1a6,0x1a7",
38 "MSRValue": "0x10001",
39 "SampleAfterValue": "100003",
40 "UMask": "0x1",
41 "Unit": "cpu_core"
42 },
43 {
44 "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
45 "Counter": "0,1,2,3,4,5,6,7",
46 "EventCode": "0xB7",
47 "EventName": "OCR.DEMAND_DATA_RD.DRAM",
48 "MSRIndex": "0x1a6,0x1a7",
49 "MSRValue": "0x184000001",
50 "SampleAfterValue": "100003",
51 "UMask": "0x1",
52 "Unit": "cpu_atom"
53 },
54 {
55 "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
56 "Counter": "0,1,2,3",
57 "EventCode": "0x2A,0x2B",
58 "EventName": "OCR.DEMAND_DATA_RD.DRAM",
59 "MSRIndex": "0x1a6,0x1a7",
60 "MSRValue": "0x184000001",
61 "SampleAfterValue": "100003",
62 "UMask": "0x1",
63 "Unit": "cpu_core"
64 },
65 {
66 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
67 "Counter": "0,1,2,3,4,5,6,7",
68 "EventCode": "0xB7",
69 "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
70 "MSRIndex": "0x1a6,0x1a7",
71 "MSRValue": "0x10002",
72 "SampleAfterValue": "100003",
73 "UMask": "0x1",
74 "Unit": "cpu_atom"
75 },
76 {
77 "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
78 "Counter": "0,1,2,3",
79 "EventCode": "0x2A,0x2B",
80 "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
81 "MSRIndex": "0x1a6,0x1a7",
82 "MSRValue": "0x10002",
83 "SampleAfterValue": "100003",
84 "UMask": "0x1",
85 "Unit": "cpu_core"
86 },
87 {
88 "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
89 "Counter": "0,1,2,3,4,5,6,7",
90 "EventCode": "0xB7",
91 "EventName": "OCR.DEMAND_RFO.DRAM",
92 "MSRIndex": "0x1a6,0x1a7",
93 "MSRValue": "0x184000002",
94 "SampleAfterValue": "100003",
95 "UMask": "0x1",
96 "Unit": "cpu_atom"
97 },
98 {
99 "BriefDescription": "Counts streaming stores that have any type of response.",
100 "Counter": "0,1,2,3,4,5,6,7",
101 "EventCode": "0xB7",
102 "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
103 "MSRIndex": "0x1a6,0x1a7",
104 "MSRValue": "0x10800",
105 "SampleAfterValue": "100003",
106 "UMask": "0x1",
107 "Unit": "cpu_atom"
108 },
109 {
110 "BriefDescription": "Counts streaming stores that have any type of response.",
111 "Counter": "0,1,2,3",
112 "EventCode": "0x2A,0x2B",
113 "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
114 "MSRIndex": "0x1a6,0x1a7",
115 "MSRValue": "0x10800",
116 "SampleAfterValue": "100003",
117 "UMask": "0x1",
118 "Unit": "cpu_core"
119 },
120 {
121 "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread.",
122 "Counter": "0,1,2,3,4,5,6,7",
123 "EventCode": "0xa5",
124 "EventName": "RS.EMPTY",
125 "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)",
126 "SampleAfterValue": "1000003",
127 "UMask": "0x7",
128 "Unit": "cpu_core"
129 },
130 {
131 "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.",
132 "Counter": "0,1,2,3,4,5,6,7",
133 "CounterMask": "1",
134 "EdgeDetect": "1",
135 "EventCode": "0xa5",
136 "EventName": "RS.EMPTY_COUNT",
137 "Invert": "1",
138 "PublicDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)",
139 "SampleAfterValue": "100003",
140 "UMask": "0x7",
141 "Unit": "cpu_core"
142 },
143 {
144 "BriefDescription": "Cycles when RS was empty and a resource allocation stall is asserted",
145 "Counter": "0,1,2,3,4,5,6,7",
146 "EventCode": "0xa5",
147 "EventName": "RS.EMPTY_RESOURCE",
148 "SampleAfterValue": "1000003",
149 "UMask": "0x1",
150 "Unit": "cpu_core"
151 },
152 {
153 "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.",
154 "Counter": "0,1,2,3,4,5,6,7",
155 "EventCode": "0x75",
156 "EventName": "SERIALIZATION.C01_MS_SCB",
157 "SampleAfterValue": "200003",
158 "UMask": "0x4",
159 "Unit": "cpu_atom"
160 },
161 {
162 "BriefDescription": "Cycles the uncore cannot take further requests",
163 "Counter": "0,1,2,3",
164 "CounterMask": "1",
165 "EventCode": "0x2d",
166 "EventName": "XQ.FULL_CYCLES",
167 "PublicDescription": "number of cycles when the thread is active and the uncore cannot take any further requests (for example prefetches, loads or stores initiated by the Core that miss the L2 cache).",
168 "SampleAfterValue": "1000003",
169 "UMask": "0x1",
170 "Unit": "cpu_core"
171 }
172 ]
Linux® is a registered trademark of Linus Torvalds in the United States and other countries.
TOMOYO® is a registered trademark of NTT DATA CORPORATION.